From mboxrd@z Thu Jan 1 00:00:00 1970 Received: by 2002:a19:f807:0:0:0:0:0 with SMTP id a7csp483180lff; Thu, 17 Jun 2021 05:19:16 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyH1UUbMbIyZQuFLskfnQOCOFTXd3oVwOnFN7W/5ty0ySJ4XKXioUAt3TJnBrq5Z9Wvlr9G X-Received: by 2002:a5d:6109:: with SMTP id v9mr5471780wrt.0.1623932356868; Thu, 17 Jun 2021 05:19:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623932356; cv=none; d=google.com; s=arc-20160816; b=YiwVNnMxG1hfJAOjJYxaMqLJHKOd2NPiw4JBaqMRSPg9RAa7CA6GzUHC+4Nv14CVaE O/Wtn6gb0YOZKEnyihO4/1OV+n4vjBi8IYJHT+5LbCwko1vTgZ0/VH/mPiwoP8QuEHaV UeWdfouiV7Bta7eXkmrVUBoJC7Gbvn/CgWxK+EtD+C4GM16EkZaxTevbD8OTpGw6ITUX 1vLEP95b6CA6yecMUJO21gX7FBZ9C1xDr+lkYZEtkc7zfJ5D8Q/GMudxM8UzWmduJQf9 pjz1TLVmbWmQSgquv+JlPrZGONgy3VG7bBajaoFB289gHRI2F9RJYNwDOWA4/DOrD2ia zMbw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=8toBfdIUG2kJkXO6M6PGGwkfarNcv9mAecXGsoQwQw0=; b=UgCQ85/i+pwY/SIFGr4yJEsKakkkwlt6YAm8yuYYQX1HCHZGCOXlkEAbbNjWMoMrer a715xwepoo2Wft7KSBJYuJZ8fCPsx4gz2BLbYDZMPNMQxfKroVm2bJGlfJ46Jrg/mqHQ o/PsKhryDLmC2ur3pSdsgpASpxl1F4T13vbJhKDwo0Ff77jQRGtiAM76DhpMdQKtcghx zv5VpDCE0Svt/ziU3dU5YuVIV8dIaVRp2/txdguI+H2Bnggp3aWNUZH1mciZkB6L82U6 gKRjXiys4EtvY+HNsg+HYfovsDH5OM4yr39UpJAyqS2m0jBKi/9rffcwKVPHSgKePCkl tsvw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=W0XJrjt+; spf=pass (google.com: domain of qemu-devel-bounces+alex.bennee=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+alex.bennee=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id r15si11111854wmn.179.2021.06.17.05.19.16 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 17 Jun 2021 05:19:16 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+alex.bennee=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=W0XJrjt+; spf=pass (google.com: domain of qemu-devel-bounces+alex.bennee=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+alex.bennee=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:33252 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1ltqzL-0005Ky-V7 for alex.bennee@linaro.org; Thu, 17 Jun 2021 08:19:15 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:60382) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1ltqwp-00011x-1d for qemu-devel@nongnu.org; Thu, 17 Jun 2021 08:16:39 -0400 Received: from mail-wr1-x429.google.com ([2a00:1450:4864:20::429]:44729) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1ltqwl-0006vg-6Q for qemu-devel@nongnu.org; Thu, 17 Jun 2021 08:16:38 -0400 Received: by mail-wr1-x429.google.com with SMTP id f2so6506014wri.11 for ; Thu, 17 Jun 2021 05:16:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=8toBfdIUG2kJkXO6M6PGGwkfarNcv9mAecXGsoQwQw0=; b=W0XJrjt+TdI3Ja6lj67L9cLxlx9wQot/ead4aLiQWFvtKdrY02mUgJ+ZtZSFhV0fGE UnBMwFSyaMa3kJ2ChmsI2zpK2E+20rmPqd8IOZwol2lwuJWISewUTxf6tig7RkCJhfCF oqHEZV3WkMvBMlKNWSLw5nKfFHWsJFKp4zCM13D/Hpvu87zjvsLSlTHZZqycU7JZVM/Z EZTjE19sA3fyKuxskx96zDu/7q1tazPzJWTEDlQo7mvYxXyBSpxm9P2katlrsjPzAKLz CG2M3ddzcslm35hOdAZDouNsZ0XiJS1leH8TSvnia8oBDcdo072VHl8FinINP1EhB7dC rWTg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=8toBfdIUG2kJkXO6M6PGGwkfarNcv9mAecXGsoQwQw0=; b=KbW9+R84H/WrK/xymz+hzhVzIzJ4dn3j2zhoseTqVN4Pmx7OZ0nhAlnRQo1HGnivZi fr82QEBn1d/w0hp9gS32Ht01DQz2j3jFA6o+CXYSse1RT749xJmYhvIkQiS/zLxmM6EL SmwQS01MYp40l8qhgnI2InwB5coS4qEiNDvdb3lGW6wsHbPUmjZiw6J/75LHNVxLIQHC 9d9QnzWgaGGw1HdRt/i6Bcaym5k8g3v9auvC4Vi78gWQVED8dRp90Q8gN69yWB8r3avC jemFvPjncT3XY+yGjJ7H1a3kTxCM/Grc03W8mxYs9bO/30yuHaGZKsgCoMzrjfPF0N6F Rpww== X-Gm-Message-State: AOAM5324qA4TcYimEC1Lk82FZhOaVIWoQWG6fQHiDwq3NiDwhh63qHr9 G772s5HPeqBxwxUpcTHainNzOgFq+3VcKw== X-Received: by 2002:a5d:6109:: with SMTP id v9mr5457289wrt.0.1623932193788; Thu, 17 Jun 2021 05:16:33 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id a1sm6961970wra.63.2021.06.17.05.16.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Jun 2021 05:16:33 -0700 (PDT) From: Peter Maydell To: qemu-arm@nongnu.org, qemu-devel@nongnu.org Subject: [PATCH v3 04/44] target/arm: Implement MVE VCLS Date: Thu, 17 Jun 2021 13:15:48 +0100 Message-Id: <20210617121628.20116-5-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210617121628.20116-1-peter.maydell@linaro.org> References: <20210617121628.20116-1-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::429; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x429.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Richard Henderson Errors-To: qemu-devel-bounces+alex.bennee=linaro.org@nongnu.org Sender: "Qemu-devel" X-TUID: ic/UVu6NWT1r Implement the MVE VCLS insn. Signed-off-by: Peter Maydell Reviewed-by: Richard Henderson --- target/arm/helper-mve.h | 4 ++++ target/arm/mve.decode | 1 + target/arm/mve_helper.c | 7 +++++++ target/arm/translate-mve.c | 1 + 4 files changed, 13 insertions(+) diff --git a/target/arm/helper-mve.h b/target/arm/helper-mve.h index c5c1315b161..bdd6675ea14 100644 --- a/target/arm/helper-mve.h +++ b/target/arm/helper-mve.h @@ -33,6 +33,10 @@ DEF_HELPER_FLAGS_3(mve_vstrb_h, TCG_CALL_NO_WG, void, env, ptr, i32) DEF_HELPER_FLAGS_3(mve_vstrb_w, TCG_CALL_NO_WG, void, env, ptr, i32) DEF_HELPER_FLAGS_3(mve_vstrh_w, TCG_CALL_NO_WG, void, env, ptr, i32) +DEF_HELPER_FLAGS_3(mve_vclsb, TCG_CALL_NO_WG, void, env, ptr, ptr) +DEF_HELPER_FLAGS_3(mve_vclsh, TCG_CALL_NO_WG, void, env, ptr, ptr) +DEF_HELPER_FLAGS_3(mve_vclsw, TCG_CALL_NO_WG, void, env, ptr, ptr) + DEF_HELPER_FLAGS_3(mve_vclzb, TCG_CALL_NO_WG, void, env, ptr, ptr) DEF_HELPER_FLAGS_3(mve_vclzh, TCG_CALL_NO_WG, void, env, ptr, ptr) DEF_HELPER_FLAGS_3(mve_vclzw, TCG_CALL_NO_WG, void, env, ptr, ptr) diff --git a/target/arm/mve.decode b/target/arm/mve.decode index 24999bf703e..adceef91597 100644 --- a/target/arm/mve.decode +++ b/target/arm/mve.decode @@ -68,4 +68,5 @@ VLDR_VSTR 1110110 1 a:1 . w:1 . .... ... 111110 ....... @vldr_vstr \ # Vector miscellaneous +VCLS 1111 1111 1 . 11 .. 00 ... 0 0100 01 . 0 ... 0 @1op VCLZ 1111 1111 1 . 11 .. 00 ... 0 0100 11 . 0 ... 0 @1op diff --git a/target/arm/mve_helper.c b/target/arm/mve_helper.c index 8c752acb935..e90f5fb5d67 100644 --- a/target/arm/mve_helper.c +++ b/target/arm/mve_helper.c @@ -272,6 +272,13 @@ static inline void unknown_mergemask_type(void *d, uint64_t r, uint16_t mask) mve_advance_vpt(env); \ } +#define DO_CLS_B(N) (clrsb32(N) - 24) +#define DO_CLS_H(N) (clrsb32(N) - 16) + +DO_1OP(vclsb, 1, int8_t, DO_CLS_B) +DO_1OP(vclsh, 2, int16_t, DO_CLS_H) +DO_1OP(vclsw, 4, int32_t, clrsb32) + #define DO_CLZ_B(N) (clz32(N) - 24) #define DO_CLZ_H(N) (clz32(N) - 16) diff --git a/target/arm/translate-mve.c b/target/arm/translate-mve.c index 9eb6a68c976..4e5d032242b 100644 --- a/target/arm/translate-mve.c +++ b/target/arm/translate-mve.c @@ -198,3 +198,4 @@ static bool do_1op(DisasContext *s, arg_1op *a, MVEGenOneOpFn fn) } DO_1OP(VCLZ, vclz) +DO_1OP(VCLS, vcls) -- 2.20.1