From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 5AAAECCD1A5 for ; Mon, 20 Oct 2025 22:12:42 +0000 (UTC) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vAy4c-0006Ow-Lq; Mon, 20 Oct 2025 18:09:50 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vAy4b-0006OT-A9 for qemu-arm@nongnu.org; Mon, 20 Oct 2025 18:09:49 -0400 Received: from mail-wm1-x32d.google.com ([2a00:1450:4864:20::32d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1vAy4Z-00061t-13 for qemu-arm@nongnu.org; Mon, 20 Oct 2025 18:09:49 -0400 Received: by mail-wm1-x32d.google.com with SMTP id 5b1f17b1804b1-474975af41dso804255e9.2 for ; Mon, 20 Oct 2025 15:09:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760998185; x=1761602985; darn=nongnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=hESggxtsFS+giAlvbbcUMu1m9enKWWuV7DXrJLG70uo=; b=MliN6J3rAFro4eIPuPSgG39nYIUREqrUnHTKqVx/+P663mCdjnZqIQ8zVfmkyBc3GW vclOS7u2CSS1SpYGTfB1JwAltknAbVi1aBjQbRgKnwn6iE9IjyCsvlzmgXryiBrBGLz2 OX/RaCfDxqHNWYzfMGBoPY7hQHIvsqycnZTCzoHNewnLyic+boCEMye0iNK5PKCh8q10 wiRMX1FaA5kDzpgX44q2P/NtKEGX1KYKtVORw34T7X1ZzzbpLuor/s4tJvJhPwSIJaRg 1Rd2rN3c/fm4jYuWOz7n8Wfd0TfR4Fhs6i+1XfHQQRxIHyhYx7Aq/ITqemXYHzy30EB6 H28Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760998185; x=1761602985; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=hESggxtsFS+giAlvbbcUMu1m9enKWWuV7DXrJLG70uo=; b=Fm9aiaYjCeeCYQ0M0dKjAHw5E5e/itwVSP0bNBS62jZ3vhsoNnrdAtSncOSgcGGlJX tWrIRt8HAyqXEPYO8XvSeT4fHa3aZDFFh2NsoAqb7fK/mVmxTz5ikQjjXW65QdAISoX1 6NI2mrLkgphXIw/5QFwJVjw+RExeBF4VM25jL5dZnpBgXyB+kYPg5lz/qXMPy+SgS+Gs Cbyf+zyRZCawraSfn4TDzf6/hx5UgzBF1SlJBegE2MiLPn3CmjJEtq9GALh6Sco30Kls Xd+cv+ZgB8+XoN63M4IYLnGsPyRTziqwgNNitT0T8lA8gMeijb3QPWV3DQ73/R5+JQT5 J9xA== X-Forwarded-Encrypted: i=1; AJvYcCWniCNkTqFawcWc0N4yepAunlOMp5+tvMj8aigmDi97FmYPcTxztLP+8emaR8FGnwmHDmqbLlAxHQ==@nongnu.org X-Gm-Message-State: AOJu0YxtUyuRsvUcrGb0eAwyZoOGb7bXL2Sg7Sylbw/OBMtMc1w4gom2 tYpjNEUkUZNv7N55WvV6sFcj8fu484ltSShbebvXQeWWoTbE0eOeE8q7ZlU/OEDFSEU= X-Gm-Gg: ASbGncssE77MbdMBuahRWfhEFrcwo6DwhskkCIL259dNELU0clhZdQIqp66iwUH75R/ RONUzCF+zqz7+bzjySEvosVo+E7InExjx8nB0Sl9hVUiNcbCGWC29XOyJAb4OhWQvbCOwCKRjGZ xSvo9RF4DhOH1KP5GCvSor9pmnCtO7SflzpeFTMZtGAnTZoV6Thn4wqfMu66jOwaXnV0SIGwaUQ MQanRsBYB9dVq8IY/X4N+FouVodXWGoJ6q8iMki4+n5mETsZ7ux9zcMNKEzCk1vdcWjqCDYiwPN mENCquuOMdtHa03Oi9FHyT18ueXPqgg6axDnEN8s4LpS4cV11xPSbX7OCncBTvDZR0AEUTY04/+ /I9ubCTK5NQndt31TtNiZFnOBUnSnlPFRu81rmW5VDDKhYBOQAbILDfsjRP38l4v63gcy/xuR/w FWUsodxj8gnXcY7JYk0Q1HyQSPqzNvMRs9KiEekLF0pFsdD+siKFQa0EYQNuKy X-Google-Smtp-Source: AGHT+IHtmykQbqFpaEd02uxCaiMyIKWj/Bz5YndbRJ5264MdKtS2eWAtatXRNblNzU1bHcXKzdwgiQ== X-Received: by 2002:a05:600c:45c9:b0:471:115e:87bd with SMTP id 5b1f17b1804b1-4711791c601mr106956785e9.26.1760998184697; Mon, 20 Oct 2025 15:09:44 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47496c43f68sm2542425e9.5.2025.10.20.15.09.42 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Mon, 20 Oct 2025 15:09:44 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Pierrick Bouvier , Anton Johansson , qemu-arm@nongnu.org, Paolo Bonzini , Bernhard Beschow , Peter Maydell , Richard Henderson , Zhao Liu , Eduardo Habkost , =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= Subject: [PATCH v6 00/30] single-binary: Make hw/arm/ common Date: Tue, 21 Oct 2025 00:09:09 +0200 Message-ID: <20251020220941.65269-1-philmd@linaro.org> X-Mailer: git-send-email 2.51.0 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::32d; envelope-from=philmd@linaro.org; helo=mail-wm1-x32d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-arm@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-arm-bounces+qemu-arm=archiver.kernel.org@nongnu.org Sender: qemu-arm-bounces+qemu-arm=archiver.kernel.org@nongnu.org Since v5: - Rebased - Use Zoltan's patch - Filter QMP list - Addressed Richard & Pierrick comments - qtest/device-introspect-test failing Since v4: - Add DEFINE_MACHINE_WITH_INTERFACES (Zoltan) - Use GPtrArray for get_valid_cpu_type (Richard) - Define InterfaceInfo[] arrays (Richard) - Collect R-b tags Since v3: - QAPI structure renamed as QemuTargetInfo - MachineClass::get_valid_cpu_types() runtime - target_aarch64() checking SysEmuTarget value - Remove CONFIG_TCG #ifdef'ry in hw/arm/ Since v2: - More comments from Pierrick addressed - Use GList to register valid CPUs list - Remove all TARGET_AARCH64 uses in hw/arm/ Since v1: - Dropped unrelated / irrelevant patches - Addressed Pierrick comments - Added R-b tag - Only considering machines, not CPUs. BALATON Zoltan (1): hw/boards: Extend DEFINE_MACHINE macro to cover more use cases Philippe Mathieu-Daudé (29): hw/core: Filter machine list available for a particular target binary hw/boards: Move DEFINE_MACHINE() definition closer to its doc string hw/boards: Introduce DEFINE_MACHINE_WITH_INTERFACE_ARRAY() macro hw/arm: Register TYPE_TARGET_ARM/AARCH64_MACHINE QOM interfaces hw/core: Allow ARM/Aarch64 binaries to use the 'none' machine hw/arm: Add DEFINE_MACHINE_[ARM_]AARCH64() macros hw/arm: Filter machine types for qemu-system-arm/aarch64 binaries qemu/target-info: Include missing 'qapi-types-common.h' header meson: Prepare to accept per-binary TargetInfo structure implementation config/target: Implement per-binary TargetInfo structure (ARM, AARCH64) hw/arm/aspeed: Build objects once hw/arm/raspi: Build objects once hw/core/machine: Allow dynamic registration of valid CPU types hw/arm/virt: Register valid CPU types dynamically hw/arm/virt: Check accelerator availability at runtime qemu/target_info: Add target_arm() helper qemu/target_info: Add target_aarch64() helper qemu/target-info: Add target_base_arch() qemu/target_info: Add target_base_arm() helper hw/arm/virt: Replace TARGET_AARCH64 -> target_aarch64() hw/core: Introduce MachineClass::get_default_cpu_type() helper hw/arm/virt: Get default CPU type at runtime hw/arm/sbsa-ref: Include missing 'cpu.h' header hw/arm/sbsa-ref: Build only once hw/arm/virt-acpi-build: Include missing 'cpu.h' header hw/arm/virt-acpi-build: Build only once hw/arm/virt: Build only once hw/arm/meson: Move Xen files to arm_common_ss[] hw/arm/meson: Remove now unused arm_ss[] source set MAINTAINERS | 1 + meson.build | 10 ++++- include/hw/arm/machines-qom.h | 31 +++++++++++++ include/hw/boards.h | 60 ++++++++++++++++++------- include/qemu/target-info-impl.h | 3 ++ include/qemu/target-info-qapi.h | 7 +++ include/qemu/target-info.h | 21 +++++++++ configs/targets/aarch64-softmmu.c | 26 +++++++++++ configs/targets/arm-softmmu.c | 26 +++++++++++ hw/arm/aspeed.c | 33 +++++++++++--- hw/arm/aspeed_ast27x0-fc.c | 2 + hw/arm/b-l475e-iot01a.c | 2 + hw/arm/bananapi_m2u.c | 3 +- hw/arm/bcm2836.c | 4 -- hw/arm/collie.c | 2 + hw/arm/cubieboard.c | 3 +- hw/arm/digic_boards.c | 3 +- hw/arm/exynos4_boards.c | 3 ++ hw/arm/fby35.c | 2 + hw/arm/highbank.c | 3 ++ hw/arm/imx25_pdk.c | 3 +- hw/arm/imx8mp-evk.c | 4 +- hw/arm/integratorcp.c | 3 +- hw/arm/kzm.c | 3 +- hw/arm/mcimx6ul-evk.c | 4 +- hw/arm/mcimx7d-sabre.c | 4 +- hw/arm/microbit.c | 2 + hw/arm/mps2-tz.c | 5 +++ hw/arm/mps2.c | 5 +++ hw/arm/mps3r.c | 2 + hw/arm/msf2-som.c | 3 +- hw/arm/musca.c | 3 ++ hw/arm/musicpal.c | 3 +- hw/arm/netduino2.c | 3 +- hw/arm/netduinoplus2.c | 3 +- hw/arm/npcm7xx_boards.c | 6 +++ hw/arm/npcm8xx_boards.c | 2 + hw/arm/olimex-stm32-h405.c | 3 +- hw/arm/omap_sx1.c | 3 ++ hw/arm/orangepi.c | 3 +- hw/arm/raspi.c | 10 +++-- hw/arm/raspi4b.c | 2 + hw/arm/realview.c | 5 +++ hw/arm/sabrelite.c | 3 +- hw/arm/sbsa-ref.c | 3 ++ hw/arm/stellaris.c | 3 ++ hw/arm/stm32vldiscovery.c | 3 +- hw/arm/versatilepb.c | 3 ++ hw/arm/vexpress.c | 3 ++ hw/arm/virt-acpi-build.c | 1 + hw/arm/virt.c | 74 ++++++++++++++++++------------- hw/arm/xilinx_zynq.c | 2 + hw/arm/xlnx-versal-virt.c | 3 ++ hw/arm/xlnx-zcu102.c | 2 + hw/core/machine-qmp-cmds.c | 4 +- hw/core/machine.c | 38 ++++++++++++++++ hw/core/null-machine.c | 6 ++- monitor/qemu-config-qmp.c | 3 +- system/vl.c | 5 ++- target-info-qom.c | 24 ++++++++++ target-info-stub.c | 1 + target-info.c | 31 +++++++++++++ target/arm/machine.c | 12 +++++ configs/targets/meson.build | 5 +++ hw/arm/meson.build | 27 +++++------ 65 files changed, 485 insertions(+), 100 deletions(-) create mode 100644 include/hw/arm/machines-qom.h create mode 100644 configs/targets/aarch64-softmmu.c create mode 100644 configs/targets/arm-softmmu.c create mode 100644 target-info-qom.c create mode 100644 configs/targets/meson.build -- 2.51.0