From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org
Subject: [PULL v2 00/23] Misc single binary patches for 2025-10-29
Date: Thu, 30 Oct 2025 14:51:38 +0100 [thread overview]
Message-ID: <20251030135139.20433-1-philmd@linaro.org> (raw)
The following changes since commit e090e0312dc9030d94e38e3d98a88718d3561e4e:
Merge tag 'pull-trivial-patches' of https://gitlab.com/mjt0k/qemu into staging (2025-10-29 10:44:15 +0100)
are available in the Git repository at:
https://github.com/philmd/qemu.git tags/single-binary-20251030
for you to fetch changes up to dfbf7775403db6fdd3e298bf7664b6149d7d6f77:
hw/riscv: Replace target_ulong uses (2025-10-30 14:48:26 +0100)
----------------------------------------------------------------
Various patches related to single binary work:
- Make hw/arm/ common by adding a QOM type to machines to
tag in which binary (32 or 64-bit) they can be used.
Convert the Virt and SBSA-Ref machines.
- Build Xen files once
----------------------------------------------------------------
Anton Johansson (1):
hw/riscv: Replace target_ulong uses
Philippe Mathieu-Daudé (22):
hw/arm: Register TYPE_TARGET_ARM/AARCH64_MACHINE QOM interfaces
hw/core: Allow ARM/Aarch64 binaries to use the 'none' machine
hw/arm: Add DEFINE_MACHINE_ARM() / DEFINE_MACHINE_AARCH64() macros
hw/arm: Filter machine types for qemu-system-arm/aarch64 binaries
meson: Prepare to accept per-binary TargetInfo structure
implementation
config/target: Implement per-binary TargetInfo structure (ARM,
AARCH64)
hw/arm/virt: Register valid CPU types dynamically
hw/arm/virt: Check accelerator availability at runtime
qemu/target_info: Add target_arm() helper
qemu/target_info: Add target_aarch64() helper
qemu/target_info: Add target_base_arm() helper
hw/arm/virt: Replace TARGET_AARCH64 -> target_aarch64()
hw/arm/virt: Get default CPU type at runtime
hw/arm/sbsa-ref: Include missing 'cpu.h' header
hw/arm/sbsa-ref: Build only once
hw/arm/virt-acpi-build: Include missing 'cpu.h' header
hw/arm/virt-acpi-build: Build only once
hw/arm/virt: Build only once
hw/arm/meson: Move Xen files to arm_common_ss[]
hw/xen: Use BITS_PER_BYTE & MAKE_64BIT_MASK() in req_size_bits()
hw/xen: Replace target_ulong by agnostic target_long_bits()
hw/xen: Build only once
MAINTAINERS | 1 +
meson.build | 10 ++++-
include/hw/arm/machines-qom.h | 46 +++++++++++++++++++
include/qemu/target-info.h | 21 +++++++++
configs/targets/aarch64-softmmu.c | 26 +++++++++++
configs/targets/arm-softmmu.c | 26 +++++++++++
hw/arm/aspeed.c | 27 ++++++++++-
hw/arm/aspeed_ast27x0-fc.c | 2 +
hw/arm/b-l475e-iot01a.c | 2 +
hw/arm/bananapi_m2u.c | 3 +-
hw/arm/collie.c | 2 +
hw/arm/cubieboard.c | 3 +-
hw/arm/digic_boards.c | 3 +-
hw/arm/exynos4_boards.c | 3 ++
hw/arm/fby35.c | 2 +
hw/arm/highbank.c | 3 ++
hw/arm/imx25_pdk.c | 3 +-
hw/arm/imx8mp-evk.c | 4 +-
hw/arm/integratorcp.c | 3 +-
hw/arm/kzm.c | 3 +-
hw/arm/mcimx6ul-evk.c | 4 +-
hw/arm/mcimx7d-sabre.c | 4 +-
hw/arm/microbit.c | 2 +
hw/arm/mps2-tz.c | 5 +++
hw/arm/mps2.c | 5 +++
hw/arm/mps3r.c | 2 +
hw/arm/msf2-som.c | 3 +-
hw/arm/musca.c | 3 ++
hw/arm/musicpal.c | 3 +-
hw/arm/netduino2.c | 3 +-
hw/arm/netduinoplus2.c | 3 +-
hw/arm/npcm7xx_boards.c | 6 +++
hw/arm/npcm8xx_boards.c | 2 +
hw/arm/olimex-stm32-h405.c | 3 +-
hw/arm/omap_sx1.c | 3 ++
hw/arm/orangepi.c | 3 +-
hw/arm/raspi.c | 6 +++
hw/arm/raspi4b.c | 2 +
hw/arm/realview.c | 5 +++
hw/arm/sabrelite.c | 3 +-
hw/arm/sbsa-ref.c | 3 ++
hw/arm/stellaris.c | 3 ++
hw/arm/stm32vldiscovery.c | 3 +-
hw/arm/versatilepb.c | 3 ++
hw/arm/vexpress.c | 3 ++
hw/arm/virt-acpi-build.c | 1 +
hw/arm/virt.c | 74 ++++++++++++++++++-------------
hw/arm/xilinx_zynq.c | 2 +
hw/arm/xlnx-versal-virt.c | 3 ++
hw/arm/xlnx-zcu102.c | 2 +
hw/core/null-machine.c | 6 ++-
hw/riscv/riscv-iommu.c | 6 ++-
hw/riscv/riscv_hart.c | 2 +-
hw/xen/xen-hvm-common.c | 9 ++--
target-info-qom.c | 24 ++++++++++
target-info.c | 21 +++++++++
target/arm/machine.c | 18 ++++++++
configs/targets/meson.build | 5 +++
hw/arm/meson.build | 8 ++--
hw/xen/meson.build | 22 ++++-----
60 files changed, 406 insertions(+), 75 deletions(-)
create mode 100644 include/hw/arm/machines-qom.h
create mode 100644 configs/targets/aarch64-softmmu.c
create mode 100644 configs/targets/arm-softmmu.c
create mode 100644 target-info-qom.c
create mode 100644 configs/targets/meson.build
--
2.51.0
next reply other threads:[~2025-10-30 13:52 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-30 13:51 Philippe Mathieu-Daudé [this message]
2025-10-30 13:51 ` [PULL v2 04/23] hw/arm: Filter machine types for qemu-system-arm/aarch64 binaries Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251030135139.20433-1-philmd@linaro.org \
--to=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).