messages from 2025-07-27 08:13:10 to 2025-07-31 05:30:26 UTC [more...]
[RFC 0/9] WHPX support for Arm
2025-07-31 5:27 UTC (5+ messages)
` [RFC 1/9] whpx: Move around files before introducing AArch64 support
` [RFC 4/9] whpx: interrupt controller support
` [RFC 5/9] hw/virt: make Qemu aware that WHPX has a vGICv3
` [RFC 9/9] target/arm: cpu: mark WHPX as supporting PSCI 1.1
[PATCH 00/10] single-binary: compile once semihosting
2025-07-30 22:06 UTC (11+ messages)
` [PATCH 01/10] semihosting/syscalls: compile once in system and per target for user mode
` [PATCH 02/10] semihosting/guestfd: compile once for system/user
` [PATCH 03/10] semihosting/arm-compat-semi: remove common_semi_sys_exit_extended
` [PATCH 04/10] target/{arm, riscv}/common-semi-target: eradicate target_ulong
` [PATCH 05/10] include/semihosting/common-semi: extract common_semi API
` [PATCH 06/10] semihosting/arm-compat-semi: eradicate sizeof(target_ulong)
` [PATCH 07/10] semihosting/arm-compat-semi: replace target_ulong with uint64_t
` [PATCH 08/10] semihosting/arm-compat-semi: replace target_long with int64_t
` [PATCH 09/10] semihosting/arm-compat-semi: remove dependency on cpu.h
` [PATCH 10/10] semihosting/arm-compat-semi: compile once in system and per target for user mode
[PATCH for-10.2 00/82] target/arm: Implement FEAT_GCS
2025-07-30 21:33 UTC (116+ messages)
` [PATCH 01/82] target/arm: Add prot_check parameter to pmsav8_mpu_lookup
` [PATCH 02/82] target/arm: Add in_prot_check to S1Translate
` [PATCH 03/82] target/arm: Skip permission check from arm_cpu_get_phys_page_attrs_debug
` [PATCH 04/82] target/arm: Introduce get_phys_addr_for_at
` [PATCH 05/82] target/arm: Skip AF and DB updates for AccessType_AT
` [PATCH 06/82] target/arm: Add prot_check parameter to do_ats_write
` [PATCH 07/82] target/arm: Fill in HFG[RWI]TR_EL2 bits for Arm v9.5
` [PATCH 08/82] target/arm: Remove outdated comment for ZCR_EL12
` [PATCH 09/82] target/arm: Implement FEAT_ATS1A
` [PATCH 10/82] target/arm: Add isar feature test for FEAT_S1PIE, FEAT_S2PIE
` [PATCH 11/82] target/arm: Enable TCR2_ELx.PIE
` [PATCH 12/82] target/arm: Implement PIR_ELx, PIRE0_ELx, S2PIR_EL2 registers
` [PATCH 13/82] target/arm: Force HPD for stage2 translations
` [PATCH 14/82] target/arm: Cache NV1 early in get_phys_addr_lpae
` [PATCH 15/82] target/arm: Populate PIE in aa64_va_parameters
` [PATCH 18/82] target/arm: Do not migrate env->exception
` [PATCH 19/82] target/arm: Expand CPUARMState.exception.syndrome to 64 bits
` [PATCH 20/82] target/arm: Expand syndrome parameter to raise_exception*
` [PATCH 21/82] target/arm: Implement dirtybit check for PIE
` [PATCH 22/82] target/arm: Enable FEAT_S1PIE and FEAT_S2PIE on -cpu max
` [PATCH 23/82] include/hw/core/cpu: Introduce MMUIdxMap
` [PATCH 24/82] include/hw/core/cpu: Introduce cpu_tlb_fast
` [PATCH 25/82] include/hw/core/cpu: Invert the indexing into CPUTLBDescFast
` [PATCH 26/82] target/hppa: Adjust mmu indexes to begin with 0
` [PATCH 27/82] include/exec/memopidx: Adjust for 32 mmu indexes
` [PATCH 28/82] include/hw/core/cpu: Widen MMUIdxMap
` [PATCH 29/82] target/arm: Split out mmuidx.h from cpu.h
` [PATCH 30/82] target/arm: Convert arm_mmu_idx_to_el from switch to table
` [PATCH 31/82] target/arm: Remove unused env argument from regime_el
` [PATCH 32/82] target/arm: Convert regime_el from switch to table
` [PATCH 33/82] target/arm: Convert regime_has_2_ranges "
` [PATCH 34/82] target/arm: Remove unused env argument from regime_is_pan
` [PATCH 35/82] target/arm: Convert regime_is_pan from switch to table
` [PATCH 36/82] target/arm: Remove unused env argument from regime_is_user
` [PATCH 37/82] target/arm: Convert regime_is_user from switch to table
` [PATCH 38/82] target/arm: Convert arm_mmu_idx_is_stage1_of_2 "
` [PATCH 39/82] target/arm: Convert regime_is_stage2 "
` [PATCH 40/82] target/arm: Introduce mmu indexes for GCS
` [PATCH 41/82] target/arm: Introduce regime_to_gcs
` [PATCH 42/82] target/arm: Support page protections for GCS mmu indexes
` [PATCH 43/82] target/arm: Implement gcs bit for data abort
` [PATCH 44/82] target/arm: Add GCS cpregs
` [PATCH 46/82] target/arm: Implement FEAT_CHK
` [PATCH 47/82] target/arm: Expand pstate to 64 bits
` [PATCH 48/82] target/arm: Add syndrome data for EC_GCS
` [PATCH 50/82] target/arm: Split {arm,core}_user_mem_index
` [PATCH 51/82] target/arm: Introduce delay_exception{_el}
` [PATCH 53/82] target/arm: Emit v7m LTPSIZE exception out of line
` [PATCH 55/82] target/arm: Implement GCSB
` [PATCH 56/82] target/arm: Implement GCSPUSHM
` [PATCH 57/82] target/arm: Implement GCSPOPM
` [PATCH 58/82] target/arm: Implement GCSPUSHX
` [PATCH 59/82] target/arm: Implement GCSPOPX
` [PATCH 60/82] target/arm: Implement GCSPOPCX
` [PATCH 62/82] target/arm: Implement GCSSS2
` [PATCH 63/82] target/arm: Add gcs record for BL
` [PATCH 65/82] target/arm: Add gcs record for BLR with PAuth
` [PATCH 66/82] target/arm: Load gcs record for RET
` [PATCH 67/82] target/arm: Load gcs record for RET with PAuth
` [PATCH 68/82] target/arm: Copy EXLOCKEn to EXLOCK on exception to the same EL
` [PATCH 69/82] target/arm: Implement EXLOCK check during exception return
` [PATCH 70/82] target/arm: Enable FEAT_GCS with -cpu max
` [PATCH 71/82] linux-user/aarch64: Implement prctls for GCS
` [PATCH 73/82] linux-user/aarch64: Release gcs stack on thread exit
` [PATCH 74/82] linux-user/aarch64: Implement map_shadow_stack syscall
` [PATCH 75/82] target/arm: Enable GCSPR_EL0 for read in user-mode
` [PATCH 76/82] linux-user/aarch64: Inject SIGSEGV for GCS faults
` [PATCH 77/82] linux-user/aarch64: Generate GCS signal records
` [PATCH 78/82] linux-user: Change exported get_elf_hwcap to abi_ulong
` [PATCH 79/82] linux-user/aarch64: Enable GCS in HWCAP
` [PATCH 81/82] tests/tcg/aarch64: Add gcspushm
` [PATCH 82/82] tests/tcg/aarch64: Add gcsss
[PATCH 00/48] AMD Versal Gen 2 support
2025-07-30 19:23 UTC (63+ messages)
` [PATCH 01/48] hw/net/cadence_gem: fix register mask initialization
` [PATCH 02/48] hw/arm/xlnx-versal: split the xlnx-versal type
` [PATCH 03/48] hw/arm/xlnx-versal: prepare for FDT creation
` [PATCH 04/48] hw/arm/xlnx-versal: uart: refactor creation
` [PATCH 05/48] hw/arm/xlnx-versal: canfd: "
` [PATCH 06/48] hw/arm/xlnx-versal: sdhci: "
` [PATCH 07/48] hw/arm/xlnx-versal: gem: "
` [PATCH 08/48] hw/arm/xlnx-versal: adma: "
` [PATCH 09/48] hw/arm/xlnx-versal: xram: "
` [PATCH 10/48] hw/arm/xlnx-versal: usb: "
` [PATCH 11/48] hw/arm/xlnx-versal: efuse: "
` [PATCH 12/48] hw/arm/xlnx-versal: ospi: "
` [PATCH 13/48] hw/arm/xlnx-versal: VersalMap: add support for OR'ed IRQs
` [PATCH 14/48] hw/arm/xlnx-versal: PMC IOU SCLR: refactor creation
` [PATCH 15/48] hw/arm/xlnx-versal: bbram: "
` [PATCH 16/48] hw/arm/xlnx-versal: trng: "
` [PATCH 17/48] hw/arm/xlnx-versal: rtc: "
` [PATCH 18/48] hw/arm/xlnx-versal: cfu: "
` [PATCH 19/48] hw/arm/xlnx-versal: crl: "
` [PATCH 20/48] hw/arm/xlnx-versal-virt: virtio: "
` [PATCH 21/48] hw/arm/xlnx-versal: refactor CPU cluster creation
` [PATCH 22/48] hw/arm/xlnx-versal: add the mp_affinity property to the CPU mapping
` [PATCH 23/48] hw/arm/xlnx-versal: instantiate the GIC ITS in the APU
` [PATCH 25/48] hw/arm/xlnx-versal: add support for multiple GICs
` [PATCH 26/48] hw/arm/xlnx-versal: add support for GICv2
` [PATCH 27/48] hw/arm/xlnx-versal: rpu: refactor creation
` [PATCH 28/48] hw/arm/xlnx-versal: ocm: "
` [PATCH 29/48] hw/arm/xlnx-versal: ddr: "
` [PATCH 30/48] hw/arm/xlnx-versal: add the versal_get_num_cpu accessor
` [PATCH 31/48] hw/misc/xlnx-versal-crl: remove unnecessary include directives
` [PATCH 32/48] hw/misc/xlnx-versal-crl: split into base/concrete classes
[PATCH for-10.2 v2 0/3] linux-user/aarch64: Syndrome fixes and enhancements
2025-07-30 17:42 UTC (5+ messages)
` [PATCH v2 1/3] linux-user/aarch64: Split out signal_for_exception
` [PATCH v2 2/3] linux-user/aarch64: Check syndrome for EXCP_UDEF
[PATCH] hw/arm: add static NVDIMMs in device tree
2025-07-30 12:21 UTC
[PATCH v1 00/21] Control coprocessor reset for AST2700
2025-07-30 4:59 UTC (13+ messages)
` [PATCH v1 19/21] pc-bios: Update AST27x0 vBootrom with SSP/TSP SCU initialization support
[PULL 02/20] target/arm: Correct encoding of Debug Communications Channel registers
2025-07-30 0:32 UTC (5+ messages)
[PATCH 0/2] hw/intc/arm_gicv3_kvm: two small fixes about register accesses
2025-07-29 16:16 UTC (3+ messages)
` [PATCH 1/2] hw/intc/arm_gicv3_kvm: Remove writes to ICPENDR registers
` [PATCH 2/2] hw/intc/arm_gicv3_kvm: Write all 1's to clear enable/active
[PULL 5/9] hw/net/cadence_gem: fix register mask initialization
2025-07-29 11:57 UTC
[PATCH 0/3] single-binary: compile hw/intc/arm* files once
2025-07-28 22:04 UTC (5+ messages)
[PATCH v2 for-10.1 0/3] linux-user/aarch64: Fix SME/SME2 signal frame handling
2025-07-28 16:10 UTC (3+ messages)
` [PATCH v2 for-10.1 1/3] linux-user/aarch64: Clear TPIDR2_EL0 when delivering signals
[PATCH v7 00/36] ACPI PCI Hotplug support on ARM
2025-07-28 15:34 UTC (8+ messages)
` [PATCH v7 09/36] hw/pci-host/gpex-acpi: Use build_pci_host_bridge_osc_method
[PATCH v5 00/13] HVF: Add support for platform vGIC and nested virtualisation
2025-07-28 13:41 UTC (14+ messages)
` [PATCH v5 01/13] hvf: switch hvf_arm_get_host_cpu_features to not create a vCPU
` [PATCH v5 02/13] accel, hw/arm, include/system/hvf: infrastructure changes for HVF vGIC
` [PATCH v5 03/13] hw/intc: Add hvf vGIC interrupt controller support
` [PATCH v5 04/13] hw/arm, target/arm: nested virtualisation on HVF
` [PATCH v5 05/13] hvf: save/restore Apple GIC state
` [PATCH v5 06/13] target/arm: hvf: pass through CNTHCTL_EL2 and MDCCINT_EL1
` [PATCH v5 07/13] hw/arm: virt: add GICv2m for the case when ITS is not available
` [PATCH v5 08/13] hw/arm: virt: cleanly fail on attempt to use the platform vGIC together with ITS
` [PATCH v5 09/13] hvf: only call hvf_sync_vtimer() when running without the platform vGIC
` [PATCH v5 10/13] hvf: sync registers used at EL2
` [PATCH v5 11/13] hvf: gate ARM_FEATURE_PMU register emulation behind not being "
` [PATCH v5 12/13] target/arm: hvf: instantiate GIC early
` [PATCH v5 13/13] target/arm: hvf: add asserts for code paths not leveraged when using the vGIC
[PATCH v3 0/9] HVF: Add support for platform vGIC and nested virtualisation
2025-07-28 13:29 UTC (10+ messages)
` [PATCH v3 3/9] target/arm: add asserts for code paths not leveraged when using the vGIC
` [PATCH v3 5/9] hw/arm, target/arm: nested virtualisation on HVF
` [PATCH v3 8/9] target/arm: hvf: use LOG_UNIMP for CNTP_CVAL_EL0/SYSREG_CNTP_CTL_EL0
[PATCH v4 00/15] HVF: Add support for platform vGIC and nested virtualisation
2025-07-28 12:31 UTC (19+ messages)
` [PATCH v4 01/15] accel, hw/arm, include/system/hvf: infrastructure changes for HVF vGIC
` [PATCH v4 02/15] target/arm: hvf: instantiate GIC early
` [PATCH v4 03/15] target/arm: hvf: add asserts for code paths not leveraged when using the vGIC
` [PATCH v4 04/15] hw/intc: Add hvf vGIC interrupt controller support
` [PATCH v4 05/15] hvf: save/restore Apple GIC state
` [PATCH v4 06/15] hw/arm, target/arm: nested virtualisation on HVF
` [PATCH v4 07/15] target/arm: hvf: pass through CNTHCTL_EL2 and MDCCINT_EL1
` [PATCH v4 08/15] hw/arm: virt: add GICv2m for the case when ITS is not available
` [PATCH v4 09/15] target/arm: hvf: use LOG_UNIMP for CNTP_CVAL_EL0/SYSREG_CNTP_CTL_EL0
` [PATCH v4 10/15] hw/arm: virt: cleanly fail on attempt to use the platform vGIC together with ITS
` [PATCH v4 11/15] hvf: only call hvf_sync_vtimer() when running without the platform vGIC
` [PATCH v4 12/15] target/arm: hvf: when the platform irqchip is used, abort on writes to the ptimer
` [PATCH v4 13/15] hw/intc: hvf: sync state in c->ich* registers when virt on
` [PATCH v4 14/15] hvf: sync registers used at EL2
` [PATCH v4 15/15] hw/intc: hvf: add migration blocker when using multiple vCPUs with the Apple GIC
[PATCH for-10.2 v9 0/6] target/arm: Add FEAT_MEC to max cpu
2025-07-28 10:05 UTC (3+ messages)
` [PATCH v9 2/6] tests/functional/test_aarch64_rme: update image
[PATCH] hw/arm/virt: Remove the lower bound of HighMem IO Regions
2025-07-28 6:51 UTC
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).