From: Richard Henderson <richard.henderson@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm <qemu-arm@nongnu.org>, QEMU Developers <qemu-devel@nongnu.org>
Subject: Re: [Qemu-arm] [PATCH 7/9] target/arm: Fill in disas_ldst_atomic
Date: Thu, 3 May 2018 10:18:41 -0700 [thread overview]
Message-ID: <c916160c-4443-4f2d-d00e-f19c4b0f9ec9@linaro.org> (raw)
In-Reply-To: <CAFEAcA9iEoMonBRZ8d1005q71bU6CyKEjorHb2towDNUYvmBaQ@mail.gmail.com>
On 05/03/2018 07:14 AM, Peter Maydell wrote:
>> + /* The tcg atomic primitives are all full barriers. Therefore we
>> + * can ignore the Acquire and Release bits of this instruction.
>> + */
>> + fn(cpu_reg(s, rt), tcg_rn, tcg_rs, get_mem_index(s),
>> + s->be_data | size | MO_ALIGN);
>
> Does this definitely do the arithmetic operation at the datatype
> size and not the _i64 size ? (It makes a difference for example
> with LDEORB if Rs has high bits set: the result should always
> have [31:8] zero.)
Yes. Also recall that this returns the original data not the result of the
expression.
r~
next prev parent reply other threads:[~2018-05-03 17:19 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-04-27 0:26 [Qemu-devel] [PATCH 0/9] target/arm: Implement v8.1-Atomics Richard Henderson
2018-04-27 0:26 ` [Qemu-arm] [PATCH 1/9] tcg: Introduce helpers for integer min/max Richard Henderson
2018-05-03 13:10 ` Peter Maydell
2018-04-27 0:26 ` [Qemu-arm] [PATCH 2/9] target/arm: Use new min/max expanders Richard Henderson
2018-05-03 13:14 ` [Qemu-devel] " Peter Maydell
2018-04-27 0:26 ` [Qemu-arm] [PATCH 3/9] target/xtensa: " Richard Henderson
2018-04-27 15:06 ` [Qemu-devel] " Max Filippov
2018-04-27 0:26 ` [Qemu-arm] [PATCH 4/9] tcg: Introduce atomic helpers for integer min/max Richard Henderson
2018-05-03 13:26 ` Peter Maydell
2018-05-03 17:13 ` Richard Henderson
2018-05-03 17:26 ` Peter Maydell
2018-05-03 17:39 ` Richard Henderson
2018-05-03 18:19 ` Peter Maydell
2018-04-27 0:26 ` [Qemu-arm] [PATCH 5/9] target/riscv: Use new atomic min/max expanders Richard Henderson
2018-04-27 7:24 ` [Qemu-devel] " Michael Clark
2018-04-27 17:53 ` [Qemu-arm] " Richard Henderson
2018-04-29 23:03 ` Michael Clark
2018-04-27 0:26 ` [Qemu-devel] [PATCH 6/9] target/arm: Introduce ARM_FEATURE_V8_ATOMICS and initial decode Richard Henderson
2018-05-03 13:59 ` [Qemu-arm] " Peter Maydell
2018-05-03 14:26 ` Peter Maydell
2018-04-27 0:26 ` [Qemu-arm] [PATCH 7/9] target/arm: Fill in disas_ldst_atomic Richard Henderson
2018-05-03 14:14 ` Peter Maydell
2018-05-03 17:18 ` Richard Henderson [this message]
2018-04-27 0:26 ` [Qemu-devel] [PATCH 8/9] target/arm: Implement CAS and CASP Richard Henderson
2018-05-03 14:55 ` [Qemu-arm] " Peter Maydell
2018-05-03 17:32 ` Richard Henderson
2018-05-04 16:06 ` Peter Maydell
2018-04-27 0:26 ` [Qemu-arm] [PATCH 9/9] target/arm: Enable ARM_FEATURE_V8_ATOMICS for user-only Richard Henderson
2018-05-03 14:26 ` Peter Maydell
2018-04-27 0:53 ` [Qemu-arm] [Qemu-devel] [PATCH 0/9] target/arm: Implement v8.1-Atomics no-reply
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=c916160c-4443-4f2d-d00e-f19c4b0f9ec9@linaro.org \
--to=richard.henderson@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).