From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1MwbW5-0007Jm-RE
	for qemu-devel@nongnu.org; Sat, 10 Oct 2009 08:57:45 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1MwbW1-0007C4-OT
	for qemu-devel@nongnu.org; Sat, 10 Oct 2009 08:57:45 -0400
Received: from [199.232.76.173] (port=48606 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1MwbW1-0007Br-J9
	for qemu-devel@nongnu.org; Sat, 10 Oct 2009 08:57:41 -0400
Received: from mail-ew0-f214.google.com ([209.85.219.214]:44028)
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <stlintel@gmail.com>) id 1MwbW1-0004CB-67
	for qemu-devel@nongnu.org; Sat, 10 Oct 2009 08:57:41 -0400
Received: by ewy10 with SMTP id 10so8144357ewy.9
	for <qemu-devel@nongnu.org>; Sat, 10 Oct 2009 05:57:39 -0700 (PDT)
From: "Stanislav" <stlintel@gmail.com>
References: <Pine.LNX.4.64.0910101555490.3072@linmac.oyster.ru>
In-Reply-To: <Pine.LNX.4.64.0910101555490.3072@linmac.oyster.ru>
Date: Sat, 10 Oct 2009 14:57:54 +0200
Message-ID: <000e01ca49a9$4afc7480$e0f55d80$@com>
MIME-Version: 1.0
Content-Type: text/plain;
	charset="us-ascii"
Content-Transfer-Encoding: 7bit
Content-Language: en-us
Subject: [Qemu-devel] Bochs BIOS writes incorrect value into MTRR MSR
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

Hi All,

Bochs Bios has a bug in setup_mtrr function in rombios.cc
The code:

    /* Mark 3.5-4GB as UC, anything not specified defaults to WB */
    wrmsr_smp(MTRRphysBase_MSR(0), 0xe0000000ull | 0);
    wrmsr_smp(MTRRphysMask_MSR(0), ~(0x20000000ull - 1) | 0x800);

sets reserved bits in the MTRRphysMask MSR which would cause #GP on real
hardware.
The right way is to use physical address size provided in CPUID left
0x80000008 or set up only no more than 32 bit value.
Could somebody help to fix it ?

Thanks,
Stanislav