From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1Miug5-0006DQ-Sa
	for qemu-devel@nongnu.org; Wed, 02 Sep 2009 14:35:29 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1Miug1-0006DD-Lv
	for qemu-devel@nongnu.org; Wed, 02 Sep 2009 14:35:29 -0400
Received: from [199.232.76.173] (port=32869 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1Miug1-0006D3-7i
	for qemu-devel@nongnu.org; Wed, 02 Sep 2009 14:35:25 -0400
Received: from mx11.roch.ny.frontiernet.net ([66.133.183.245]:47160)
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <fys@frontiernet.net>) id 1Miug0-0008CL-NJ
	for qemu-devel@nongnu.org; Wed, 02 Sep 2009 14:35:24 -0400
Received: from fys (70-100-44-137.br1.sho.az.frontiernet.net [70.100.44.137])
	by relay02.roch.ny.frontiernet.net (Postfix) with ESMTPA id
	CE79B10FA5C
	for <qemu-devel@nongnu.org>; Wed,  2 Sep 2009 18:35:23 +0000 (UTC)
Message-ID: <001001ca2bfc$3e32ccb0$01fea8c0@fys>
From: "Benjamin David Lunt" <fys@frontiernet.net>
Date: Wed, 2 Sep 2009 11:35:56 -0700
MIME-Version: 1.0
Content-Type: text/plain; format=flowed; charset="Windows-1252";
	reply-type=original
Content-Transfer-Encoding: 7bit
Subject: [Qemu-devel] fdc reset
Reply-To: Benjamin David Lunt <fys@frontiernet.net>
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

Hi,

I haven't done much with QEmu, since it is not widely
used on a Windows platform.  Since toshiya (?) just released
a new binary at
  http://homepage3.nifty.com/takeda-toshiya/qemu/index.html
I have been able to work with it a bit more.

However, if I may make a small addition:
(Please note that I am not very familiar with the source,
 so this addition may be wrong or in the wrong place.)


When the FDC is in reset, the MSR register should be 0x00,
not 0x80 which currently states that the controller is
ready to be written to.

fdc.c Line 899
    /* Reset */
    if (!(value & FD_DOR_nRESET)) {
 +      fdctrl->msr = 0x00;
        if (fdctrl->dor & FD_DOR_nRESET) {
            FLOPPY_DPRINTF("controller enter RESET state\n");
        }
    } else {


Thanks,
Ben Lunt