From: Alistair Francis <Alistair.Francis@wdc.com>
To: "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
"qemu-riscv@nongnu.org" <qemu-riscv@nongnu.org>
Cc: Alistair Francis <Alistair.Francis@wdc.com>,
"alistair23@gmail.com" <alistair23@gmail.com>,
"richard.henderson@linaro.org" <richard.henderson@linaro.org>
Subject: [Qemu-devel] [PATCH v2 04/23] exec: Add RISC-V GCC poison macro
Date: Wed, 19 Dec 2018 19:16:52 +0000 [thread overview]
Message-ID: <00d02e34f10b87fd61f8dc69ac93d1eb63df949c.1545246859.git.alistair.francis@wdc.com> (raw)
In-Reply-To: <cover.1545246859.git.alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Michael Clark <mjc@sifive.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
include/exec/poison.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/exec/poison.h b/include/exec/poison.h
index 32d53789f8..ecdc83c147 100644
--- a/include/exec/poison.h
+++ b/include/exec/poison.h
@@ -79,6 +79,7 @@
#pragma GCC poison CONFIG_MOXIE_DIS
#pragma GCC poison CONFIG_NIOS2_DIS
#pragma GCC poison CONFIG_PPC_DIS
+#pragma GCC poison CONFIG_RISCV_DIS
#pragma GCC poison CONFIG_S390_DIS
#pragma GCC poison CONFIG_SH4_DIS
#pragma GCC poison CONFIG_SPARC_DIS
--
2.19.1
next prev parent reply other threads:[~2018-12-19 19:17 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-12-19 19:16 [Qemu-devel] [PATCH v2 00/23] Add RISC-V TCG backend support Alistair Francis
2018-12-19 19:16 ` [Qemu-devel] [PATCH v2 01/23] elf.h: Add the RISCV ELF magic numbers Alistair Francis
2018-12-19 19:16 ` [Qemu-devel] [PATCH v2 02/23] linux-user: Add host dependency for RISC-V 32-bit Alistair Francis
2018-12-19 19:16 ` [Qemu-devel] [PATCH v2 03/23] linux-user: Add host dependency for RISC-V 64-bit Alistair Francis
2018-12-19 19:16 ` Alistair Francis [this message]
2018-12-19 19:17 ` [Qemu-devel] [PATCH v2 05/23] riscv: Add the tcg-target header file Alistair Francis
2018-12-19 19:17 ` [Qemu-devel] [PATCH v2 06/23] riscv: Add the tcg target registers Alistair Francis
2018-12-19 19:17 ` [Qemu-devel] [PATCH v2 07/23] riscv: tcg-target: Add support for the constraints Alistair Francis
2018-12-19 19:17 ` [Qemu-devel] [PATCH v2 08/23] riscv: tcg-target: Add the immediate encoders Alistair Francis
2018-12-19 19:17 ` [Qemu-devel] [PATCH v2 09/23] riscv: tcg-target: Add the instruction emitters Alistair Francis
2018-12-19 19:18 ` [Qemu-devel] [PATCH v2 10/23] riscv: tcg-target: Add the relocation functions Alistair Francis
2018-12-19 19:18 ` [Qemu-devel] [PATCH v2 11/23] riscv: tcg-target: Add the mov and movi instruction Alistair Francis
2018-12-19 19:18 ` [Qemu-devel] [PATCH v2 12/23] riscv: tcg-target: Add the extract instructions Alistair Francis
2018-12-19 19:18 ` [Qemu-devel] [PATCH v2 13/23] riscv: tcg-target: Add the out load and store instructions Alistair Francis
2018-12-19 19:18 ` [Qemu-devel] [PATCH v2 14/23] riscv: tcg-target: Add the add2 and sub2 instructions Alistair Francis
2018-12-19 19:19 ` [Qemu-devel] [PATCH v2 15/23] riscv: tcg-target: Add branch and jump instructions Alistair Francis
2018-12-19 19:19 ` [Qemu-devel] [PATCH v2 16/23] riscv: tcg-target: Add slowpath load and store instructions Alistair Francis
2018-12-19 19:19 ` [Qemu-devel] [PATCH v2 17/23] riscv: tcg-target: Add direct " Alistair Francis
2018-12-19 19:19 ` [Qemu-devel] [PATCH v2 18/23] riscv: tcg-target: Add the out op decoder Alistair Francis
2018-12-20 5:59 ` Richard Henderson
2018-12-19 19:19 ` [Qemu-devel] [PATCH v2 19/23] riscv: tcg-target: Add the prologue generation and register the JIT Alistair Francis
2018-12-19 19:19 ` [Qemu-devel] [PATCH v2 20/23] riscv: tcg-target: Add the target init code Alistair Francis
2018-12-19 19:19 ` [Qemu-devel] [PATCH v2 21/23] tcg: Add RISC-V cpu signal handler Alistair Francis
2018-12-19 19:20 ` [Qemu-devel] [PATCH v2 22/23] dias: Add RISC-V support Alistair Francis
2018-12-19 19:20 ` [Qemu-devel] [PATCH v2 23/23] configure: Add support for building RISC-V host Alistair Francis
2018-12-20 6:07 ` [Qemu-devel] [PATCH v2 00/23] Add RISC-V TCG backend support Richard Henderson
2018-12-20 17:20 ` Alistair Francis
2018-12-20 18:45 ` Palmer Dabbelt
2018-12-20 19:04 ` Alistair Francis
2018-12-20 19:10 ` Palmer Dabbelt
2018-12-25 14:44 ` no-reply
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=00d02e34f10b87fd61f8dc69ac93d1eb63df949c.1545246859.git.alistair.francis@wdc.com \
--to=alistair.francis@wdc.com \
--cc=alistair23@gmail.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).