From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:58292)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <p.fedin@samsung.com>) id 1ZZZTV-000093-46
	for qemu-devel@nongnu.org; Wed, 09 Sep 2015 03:07:21 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <p.fedin@samsung.com>) id 1ZZZTR-0002Ei-Ob
	for qemu-devel@nongnu.org; Wed, 09 Sep 2015 03:07:20 -0400
Received: from mailout4.w1.samsung.com ([210.118.77.14]:38664)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <p.fedin@samsung.com>) id 1ZZZTR-0002Dk-Jr
	for qemu-devel@nongnu.org; Wed, 09 Sep 2015 03:07:17 -0400
Received: from eucpsbgm1.samsung.com (unknown [203.254.199.244])
	by mailout4.w1.samsung.com
	(Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5
	2014)) with ESMTP id <0NUE008JDEG3MT60@mailout4.w1.samsung.com> for
	qemu-devel@nongnu.org; Wed, 09 Sep 2015 08:07:15 +0100 (BST)
From: Pavel Fedin <p.fedin@samsung.com>
References: <012001d0e6dd$e97e8c10$bc7ba430$@samsung.com>
	<CAFEAcA9jWB-ZbXWVcVbLp4MxUQq7tsXoORBYN8E=rpHiGt8w=A@mail.gmail.com>
	<CAHzK-V0cQf6epxBVb2ECuAj9vn742U11hp3i1kOX0qUuRu5=+g@mail.gmail.com>
In-reply-to: <CAHzK-V0cQf6epxBVb2ECuAj9vn742U11hp3i1kOX0qUuRu5=+g@mail.gmail.com>
Date: Wed, 09 Sep 2015 10:07:14 +0300
Message-id: <013201d0eace$2812fd00$7838f700$@samsung.com>
MIME-version: 1.0
Content-type: text/plain; charset=utf-8
Content-transfer-encoding: quoted-printable
Content-language: ru
Subject: Re: [Qemu-devel] PING: [PATCH v2 0/2] cpu_arm: Implement irqchip
 property for ARM CPU
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: 'Shlomo Pongratz' <shlomopongratz@gmail.com>, 'Peter Maydell' <peter.maydell@linaro.org>
Cc: 'Shlomo Pongratz' <shlomo.pongratz@huawei.com>, 'QEMU Developers' <qemu-devel@nongnu.org>

 Hello!

> As far as I remember Peter suggested that with the GICv3 support the =
routine define_arm_cp_regs_with_opaque should be used, where the =
"opaque" is the gic object.
> This "opaque" is later accessed from the register info "opaque" =
member. I assume the idea is to take hw/arm/pxa2xx.c as an example.

 Ok, well, my patch was just a suggestion. If you want to do in in other =
way, i do not insist.

Kind regards,
Pavel Fedin
Expert Engineer
Samsung Electronics Research center Russia