From: Richard Henderson <richard.henderson@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>,
qemu-arm@nongnu.org, qemu-devel@nongnu.org
Cc: Eric Auger <eric.auger@redhat.com>,
Aaron Lindsay <aaron@os.amperecomputing.com>
Subject: Re: [PATCH 02/13] target/arm: Add isar_feature_any_fp16 and document naming/usage conventions
Date: Tue, 11 Feb 2020 10:28:27 -0800 [thread overview]
Message-ID: <05aa080a-9f6f-2b46-6c05-a68678943f23@linaro.org> (raw)
In-Reply-To: <20200211173726.22541-3-peter.maydell@linaro.org>
On 2/11/20 9:37 AM, Peter Maydell wrote:
> Our current usage of the isar_feature feature tests almost always
> uses an _aa32_ test when the code path is known to be AArch32
> specific and an _aa64_ test when the code path is known to be
> AArch64 specific. There is just one exception: in the vfp_set_fpscr
> helper we check aa64_fp16 to determine whether the FZ16 bit in
> the FP(S)CR exists, but this code is also used for AArch32.
> There are other places in future where we're likely to want
> a general "does this feature exist for either AArch32 or
> AArch64" check (typically where architecturally the feature exists
> for both CPU states if it exists at all, but the CPU might be
> AArch32-only or AArch64-only, and so only have one set of ID
> registers).
>
> Introduce a new category of isar_feature_* functions:
> isar_feature_any_foo() should be tested when what we want to
> know is "does this feature exist for either AArch32 or AArch64",
> and always returns the logical OR of isar_feature_aa32_foo()
> and isar_feature_aa64_foo().
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
> target/arm/cpu.h | 19 ++++++++++++++++++-
> target/arm/vfp_helper.c | 2 +-
> 2 files changed, 19 insertions(+), 2 deletions(-)
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
r~
next prev parent reply other threads:[~2020-02-11 18:29 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-02-11 17:37 [PATCH 00/13] arm: Implement ARMv8.1-PMU and ARMv8.4-PMU Peter Maydell
2020-02-11 17:37 ` [PATCH 01/13] target/arm: Add _aa32_ to isar_feature functions testing 32-bit ID registers Peter Maydell
2020-02-11 18:25 ` Richard Henderson
2020-02-12 6:23 ` Philippe Mathieu-Daudé
2020-02-11 17:37 ` [PATCH 02/13] target/arm: Add isar_feature_any_fp16 and document naming/usage conventions Peter Maydell
2020-02-11 18:28 ` Richard Henderson [this message]
2020-02-12 6:24 ` Philippe Mathieu-Daudé
2020-02-12 11:32 ` Peter Maydell
2020-02-11 17:37 ` [PATCH 03/13] target/arm: Define and use any_predinv isar_feature test Peter Maydell
2020-02-11 18:29 ` Richard Henderson
2020-02-12 6:24 ` Philippe Mathieu-Daudé
2020-02-11 17:37 ` [PATCH 04/13] target/arm: Factor out PMU register definitions Peter Maydell
2020-02-11 18:30 ` Richard Henderson
2020-02-12 6:40 ` Philippe Mathieu-Daudé
2020-02-11 17:37 ` [PATCH 05/13] target/arm: Add and use FIELD definitions for ID_AA64DFR0_EL1 Peter Maydell
2020-02-11 18:34 ` Richard Henderson
2020-02-12 6:44 ` Philippe Mathieu-Daudé
2020-02-11 17:37 ` [PATCH 06/13] target/arm: Use FIELD macros for clearing ID_DFR0 PERFMON field Peter Maydell
2020-02-11 18:34 ` Richard Henderson
2020-02-12 6:48 ` Philippe Mathieu-Daudé
2020-02-11 17:37 ` [PATCH 07/13] target/arm: Define an aa32_pmu_8_1 isar feature test function Peter Maydell
2020-02-11 18:38 ` Richard Henderson
2020-02-11 17:37 ` [PATCH 08/13] target/arm: Add _aa64_ and _any_ versions of pmu_8_1 isar checks Peter Maydell
2020-02-11 18:40 ` Richard Henderson
2020-02-12 6:56 ` Philippe Mathieu-Daudé
2020-02-11 17:37 ` [PATCH 09/13] target/arm: Implement ARMv8.1-PMU extension Peter Maydell
2020-02-11 18:45 ` Richard Henderson
2020-02-11 17:37 ` [PATCH 10/13] target/arm: Implement ARMv8.4-PMU extension Peter Maydell
2020-02-11 18:49 ` Richard Henderson
2020-02-11 17:37 ` [PATCH 11/13] target/arm: Provide ARMv8.4-PMU in '-cpu max' Peter Maydell
2020-02-11 18:50 ` Richard Henderson
2020-02-11 17:37 ` [PATCH 12/13] target/arm: Correct definition of PMCRDP Peter Maydell
2020-02-11 18:52 ` Richard Henderson
2020-02-12 7:00 ` Philippe Mathieu-Daudé
2020-02-11 17:37 ` [PATCH 13/13] target/arm: Correct handling of PMCR_EL0.LC bit Peter Maydell
2020-02-11 18:55 ` Richard Henderson
2020-02-12 7:14 ` Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=05aa080a-9f6f-2b46-6c05-a68678943f23@linaro.org \
--to=richard.henderson@linaro.org \
--cc=aaron@os.amperecomputing.com \
--cc=eric.auger@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).