From: Xiaoyao Li <xiaoyao.li@intel.com>
To: Paolo Bonzini <pbonzini@redhat.com>, qemu-devel@nongnu.org
Cc: zhao1.liu@intel.com
Subject: Re: [PATCH 2/4] target/i386: nvmm, whpx: add accel/CPU class that sets host vendor
Date: Fri, 11 Jul 2025 10:12:16 +0800 [thread overview]
Message-ID: <05b53090-9d08-4af4-bf0b-c1aba9b791b1@intel.com> (raw)
In-Reply-To: <20250711000603.438312-3-pbonzini@redhat.com>
On 7/11/2025 8:06 AM, Paolo Bonzini wrote:
> NVMM and WHPX are virtualizers, and therefore they need to use
> (at least by default) the host vendor for the guest CPUID.
> Add a cpu_instance_init implementation to these accelerators.
>
> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
> ---
> target/i386/cpu.c | 8 +++++++-
> target/i386/nvmm/nvmm-all.c | 23 +++++++++++++++++++++++
> target/i386/whpx/whpx-all.c | 23 +++++++++++++++++++++++
> 3 files changed, 53 insertions(+), 1 deletion(-)
>
> diff --git a/target/i386/cpu.c b/target/i386/cpu.c
> index 624cebc3ff7..69bdffbfe46 100644
> --- a/target/i386/cpu.c
> +++ b/target/i386/cpu.c
> @@ -43,6 +43,7 @@
> #include "hw/boards.h"
> #include "hw/i386/sgx-epc.h"
> #endif
> +#include "system/qtest.h"
> #include "tcg/tcg-cpu.h"
>
> #include "disas/capstone.h"
> @@ -1943,7 +1944,7 @@ uint32_t xsave_area_size(uint64_t mask, bool compacted)
>
> static inline bool accel_uses_host_cpuid(void)
> {
> - return kvm_enabled() || hvf_enabled();
> + return !tcg_enabled() && !qtest_enabled();
> }
>
> static inline uint64_t x86_cpu_xsave_xcr0_components(X86CPU *cpu)
> diff --git a/target/i386/nvmm/nvmm-all.c b/target/i386/nvmm/nvmm-all.c
> index b4a4d50e860..69125230abb 100644
> --- a/target/i386/nvmm/nvmm-all.c
> +++ b/target/i386/nvmm/nvmm-all.c
> @@ -1207,10 +1207,33 @@ static const TypeInfo nvmm_accel_type = {
> .class_init = nvmm_accel_class_init,
> };
>
> +static void nvmm_cpu_instance_init(CPUState *cs)
> +{
> + X86CPU *cpu = X86_CPU(cs);
> +
> + host_cpu_instance_init(cpu);
host_cpu_instance_init() only overwrites the "vendor" for "xcc->model" case.
So for "-cpu max/host" case, it will still use the one set in
max_x86_cpu_class_init(), i.e., CPUID_VENDOR_AMD
I'm not sure if you saw my patch
https://lore.kernel.org/qemu-devel/20250701075738.3451873-2-xiaoyao.li@intel.com/
On top of it, we can simply make it
static void nvmm_cpu_instance_init(CPUState *cs)
{
X86CPU *cpu = X86_CPU(cs);
apply_host_vendor(cpu);
}
> +}
> +
> +static void nvmm_cpu_accel_class_init(ObjectClass *oc, const void *data)
> +{
> + AccelCPUClass *acc = ACCEL_CPU_CLASS(oc);
> +
> + acc->cpu_instance_init = nvmm_cpu_instance_init;
> +}
> +
> +static const TypeInfo nvmm_cpu_accel_type = {
> + .name = ACCEL_CPU_NAME("nvmm"),
> +
> + .parent = TYPE_ACCEL_CPU,
> + .class_init = nvmm_cpu_accel_class_init,
> + .abstract = true,
> +};
> +
> static void
> nvmm_type_init(void)
> {
> type_register_static(&nvmm_accel_type);
> + type_register_static(&nvmm_cpu_accel_type);
> }
>
> type_init(nvmm_type_init);
> diff --git a/target/i386/whpx/whpx-all.c b/target/i386/whpx/whpx-all.c
> index faf56e19722..b380459d6fe 100644
> --- a/target/i386/whpx/whpx-all.c
> +++ b/target/i386/whpx/whpx-all.c
> @@ -2500,6 +2500,28 @@ static void whpx_set_kernel_irqchip(Object *obj, Visitor *v,
> }
> }
>
> +static void whpx_cpu_instance_init(CPUState *cs)
> +{
> + X86CPU *cpu = X86_CPU(cs);
> +
> + host_cpu_instance_init(cpu);
> +}
> +
> +static void whpx_cpu_accel_class_init(ObjectClass *oc, const void *data)
> +{
> + AccelCPUClass *acc = ACCEL_CPU_CLASS(oc);
> +
> + acc->cpu_instance_init = whpx_cpu_instance_init;
> +}
> +
> +static const TypeInfo whpx_cpu_accel_type = {
> + .name = ACCEL_CPU_NAME("whpx"),
> +
> + .parent = TYPE_ACCEL_CPU,
> + .class_init = whpx_cpu_accel_class_init,
> + .abstract = true,
> +};
> +
> /*
> * Partition support
> */
> @@ -2726,6 +2748,7 @@ static const TypeInfo whpx_accel_type = {
> static void whpx_type_init(void)
> {
> type_register_static(&whpx_accel_type);
> + type_register_static(&whpx_cpu_accel_type);
> }
>
> bool init_whp_dispatch(void)
next prev parent reply other threads:[~2025-07-11 2:13 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-11 0:05 [PATCH 0/4] target/i386: fix position of accel_cpu_instance_init Paolo Bonzini
2025-07-11 0:06 ` [PATCH 1/4] target/i386: move max_features to class Paolo Bonzini
2025-07-11 1:52 ` Xiaoyao Li
2025-07-11 3:43 ` Zhao Liu
2025-07-11 0:06 ` [PATCH 2/4] target/i386: nvmm, whpx: add accel/CPU class that sets host vendor Paolo Bonzini
2025-07-11 2:12 ` Xiaoyao Li [this message]
2025-07-11 2:17 ` Xiaoyao Li
2025-07-11 6:35 ` Paolo Bonzini
2025-07-11 6:40 ` Xiaoyao Li
2025-07-11 7:46 ` Paolo Bonzini
2025-07-11 5:36 ` Zhao Liu
2025-07-11 0:06 ` [PATCH 3/4] target/i386: allow reordering max_x86_cpu_initfn vs accel CPU init Paolo Bonzini
2025-07-11 2:20 ` Xiaoyao Li
2025-07-11 6:08 ` Zhao Liu
2025-07-11 0:06 ` [PATCH 4/4] target/i386: move accel_cpu_instance_init to .instance_init Paolo Bonzini
2025-07-11 2:26 ` Xiaoyao Li
2025-07-11 6:37 ` Paolo Bonzini
2025-07-11 6:32 ` Zhao Liu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=05b53090-9d08-4af4-bf0b-c1aba9b791b1@intel.com \
--to=xiaoyao.li@intel.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).