From: Harsh Prateek Bora <harshpb@linux.ibm.com>
To: "Philippe Mathieu-Daudé" <philmd@linaro.org>,
"BALATON Zoltan" <balaton@eik.bme.hu>,
qemu-devel@nongnu.org, qemu-ppc@nongnu.org
Cc: Nicholas Piggin <npiggin@gmail.com>,
Markus Armbruster <armbru@redhat.com>
Subject: Re: [PATCH v4 08/12] hw/ppc/pegasos2: Move hardware specific parts out of machine reset
Date: Thu, 23 Oct 2025 14:15:05 +0530 [thread overview]
Message-ID: <0b12701a-827f-4f17-969b-5da124cd2e36@linux.ibm.com> (raw)
In-Reply-To: <ee9b01ab-fd91-453e-b1d3-1a91d9447a2a@linaro.org>
On 10/23/25 12:16, Philippe Mathieu-Daudé wrote:
> On 23/10/25 02:06, BALATON Zoltan wrote:
>> Move the pegasos2 specific chipset reset out from machine reset to a
>> separate function and move generic parts that are not pegasos2
>> specific from build_fdt to machine reset so now build_fdt only
>> contains pegasos2 specific parts and can be renamed accordingly.
>>
>> Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
>> ---
>> hw/ppc/pegasos2.c | 79 ++++++++++++++++++++++++-----------------------
>> 1 file changed, 41 insertions(+), 38 deletions(-)
>
>
>> -#define PCI1_IO_BASE 0xfe000000
>
> Can't we keep such definition?
>
>> @@ -308,23 +307,12 @@ static void
>> pegasos2_pci_config_write(Pegasos2MachineState *pm, int bus,
>> static void pegasos2_superio_write(uint8_t addr, uint8_t val)
>> {
>> - cpu_physical_memory_write(PCI1_IO_BASE + 0x3f0, &addr, 1);
>> - cpu_physical_memory_write(PCI1_IO_BASE + 0x3f1, &val, 1);
>> + cpu_physical_memory_write(0xfe0003f0, &addr, 1);
>> + cpu_physical_memory_write(0xfe0003f1, &val, 1);
>
> Otherwise it is harder to notice we are accessing the MMIO mapped ISA
> space.
>
>> }
> Consider renaming as pegasos_superio_write() since this method becomes
> common to PegasOS I and II.
Thanks Philippe for reviewing the series.
Hi BALATON,
Would you mind addressing the above (and other?) review comments or I
can queue it in the interest of time if you can send a follow-up patch
later?
Thanks
Harsh
>
> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
>
next prev parent reply other threads:[~2025-10-23 8:45 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-23 0:06 [PATCH v4 00/12] Pegasos2 clean up and pegasos1 emulation BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 01/12] ppc/vof: Make nextprop behave more like Open Firmware BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 02/12] hw/ppc/pegasos2: Remove explicit name properties from device tree BALATON Zoltan
2025-10-23 4:55 ` Harsh Prateek Bora
2025-10-23 0:06 ` [PATCH v4 03/12] hw/ppc/pegasos2: Change device tree generation BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 04/12] hw/ppc/pegasos2: Remove fdt pointer from machine state BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 05/12] hw/ppc/pegasos2: Rename mv field in " BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 06/12] hw/ppc/pegasos2: Add south bridge pointer in the " BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 07/12] hw/ppc/pegasos2: Move PCI IRQ routing setup to a function BALATON Zoltan
2025-10-23 6:47 ` Philippe Mathieu-Daudé
2025-10-23 0:06 ` [PATCH v4 08/12] hw/ppc/pegasos2: Move hardware specific parts out of machine reset BALATON Zoltan
2025-10-23 6:46 ` Philippe Mathieu-Daudé
2025-10-23 8:45 ` Harsh Prateek Bora [this message]
2025-10-23 11:41 ` BALATON Zoltan
2025-10-23 12:58 ` BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 09/12] hw/ppc/pegasos2: Introduce abstract superclass BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 10/12] hw/ppc/pegasos2: Add bus frequency to machine state BALATON Zoltan
2025-10-23 6:36 ` Philippe Mathieu-Daudé
2025-10-23 11:05 ` BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 11/12] hw/ppc/pegasos2: Add Pegasos I emulation BALATON Zoltan
2025-10-23 6:54 ` Philippe Mathieu-Daudé
2025-10-23 13:14 ` BALATON Zoltan
2025-10-23 0:06 ` [PATCH v4 12/12] hw/ppc/pegasos2: Add VOF support for pegasos1 BALATON Zoltan
2025-10-23 6:49 ` Philippe Mathieu-Daudé
2025-10-23 11:39 ` [PATCH v4 00/12] Pegasos2 clean up and pegasos1 emulation Harsh Prateek Bora
2025-10-23 12:07 ` BALATON Zoltan
2025-10-23 12:15 ` BALATON Zoltan
2025-10-23 12:23 ` Harsh Prateek Bora
2025-10-23 12:29 ` BALATON Zoltan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0b12701a-827f-4f17-969b-5da124cd2e36@linux.ibm.com \
--to=harshpb@linux.ibm.com \
--cc=armbru@redhat.com \
--cc=balaton@eik.bme.hu \
--cc=npiggin@gmail.com \
--cc=philmd@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).