From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.33)
	id 1CCPm3-0002Ze-37
	for qemu-devel@nongnu.org; Tue, 28 Sep 2004 17:44:39 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.33)
	id 1CCPm2-0002Z7-5b
	for qemu-devel@nongnu.org; Tue, 28 Sep 2004 17:44:38 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.33) id 1CCPm1-0002Ys-Ro
	for qemu-devel@nongnu.org; Tue, 28 Sep 2004 17:44:37 -0400
Received: from [204.183.119.5] (helo=web.dslmyway.com)
	by monty-python.gnu.org with esmtp (Exim 4.34) id 1CCPex-0002Qz-SL
	for qemu-devel@nongnu.org; Tue, 28 Sep 2004 17:37:20 -0400
Received: from fred.soliddesign.net (fred.soliddesign.net [10.2.3.220])
	by dash.soliddesign.net (Postfix) with ESMTP id 0B6245751E
	for <qemu-devel@nongnu.org>; Tue, 28 Sep 2004 16:37:18 -0500 (EST)
Subject: Re: [Qemu-devel] ix64 target support
From: Joe Batt <Joe@soliddesign.net>
In-Reply-To: <cd8ecdef0409281358425658a3@mail.gmail.com>
References: <1096390325.4234.365.camel@fred.soliddesign.net>
	<cd8ecdef0409281358425658a3@mail.gmail.com>
MIME-Version: 1.0
Content-Type: text/plain
Message-Id: <1096407437.4234.711.camel@fred.soliddesign.net>
Date: Tue, 28 Sep 2004 16:37:17 -0500
Content-Transfer-Encoding: 7bit
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

Actually, I'm just interested in 64bit address space, so any 64 bit chip
with a Linux distro would be great.  Would some old 64 bit risc chip
(Alhpa or HPPA) be easier?

I assume a lot of the interrupt and memory management can be adapted
from the x86 qemu code.  The SH2 was pretty simple in this respect and
there was only one "mode".  Anyone out there want to help me work though
some of this?

Volume 3 from 
http://www.amd.com/us-en/Processors/DevelopWithAMD/0,,30_2252_739_7044,00.html
lists all the opcodes and what they do.  I started the SH2 emulator by
writing tests for each opcode, then the implementation from a document
like this.  Is there anything else I need to evaluate before I start
implementing opcodes?

Joe

On Tue, 2004-09-28 at 15:58, Karl Magdsick wrote:
> There is the ia64 architecture (Itanium) and the amd64 architecture
> (Opteron, Athlon64, formerly known as x86_64).  (The Linux kernel
> still uses the old architecture name, but some linux (??most??)
> distributions have adopted the manufacturer's official name for the
> architecture.)
> 
> I assume you're talking about amd64.
...