From: Glauber Costa <gcosta@redhat.com>
To: kvm-devel@lists.sourceforge.net
Cc: marcelo@kvack.org, glommer@gmail.com, qemu-devel@nongnu.org,
Glauber Costa <gcosta@redhat.com>,
chrisw@sous-sol.org
Subject: [Qemu-devel] [PATCH 13/15] provide _MAT to acpi processor
Date: Tue, 26 Feb 2008 16:56:43 -0300 [thread overview]
Message-ID: <1204055805-32349-14-git-send-email-gcosta@redhat.com> (raw)
In-Reply-To: <1204055805-32349-13-git-send-email-gcosta@redhat.com>
Signed-off-by: Glauber Costa <gcosta@redhat.com>
---
bios/acpi-dsdt.dsl | 154 +++++++++++++++++++++++++++++++++++++++++++++++-----
1 files changed, 140 insertions(+), 14 deletions(-)
diff --git a/bios/acpi-dsdt.dsl b/bios/acpi-dsdt.dsl
index 194a051..7dffb6d 100755
--- a/bios/acpi-dsdt.dsl
+++ b/bios/acpi-dsdt.dsl
@@ -35,20 +35,146 @@ DefinitionBlock (
}
Processor (CPU0, 0x00, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPU1, 0x01, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPU2, 0x02, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPU3, 0x03, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPU4, 0x04, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPU5, 0x05, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPU6, 0x06, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPU7, 0x07, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPU8, 0x08, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPU9, 0x09, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPUA, 0x0a, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPUB, 0x0b, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPUC, 0x0c, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPUD, 0x0d, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
- Processor (CPUE, 0x0e, 0x0000b010, 0x06) {Method (_STA) { Return(0xF)}}
+ Processor (CPU1, 0x01, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x01, 0x01, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x2)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPU2, 0x02, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x02, 0x02, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x4)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPU3, 0x03, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x03, 0x03, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x8)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPU4, 0x04, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x04, 0x04, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x10)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPU5, 0x05, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x05, 0x05, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x20)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPU6, 0x06, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x06, 0x06, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x40)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPU7, 0x07, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x07, 0x07, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x80)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPU8, 0x08, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x08, 0x08, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x100)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPU9, 0x09, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x09, 0x09, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x200)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPUA, 0x0a, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x0A, 0x0A, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x400)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPUB, 0x0b, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x0B, 0x0B, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x800)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPUC, 0x0c, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x0C, 0x0C, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x1000)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPUD, 0x0d, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x0D, 0x0D, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x2000)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
+ Processor (CPUE, 0x0e, 0x0000b010, 0x06) {
+ Name (TMP, Buffer(0x8) {0x0, 0x8, 0x0E, 0x0E, 0x1, 0x0, 0x0, 0x0})
+ Method(_MAT, 0) {
+ If (And(\_PR.PRU, 0x4000)) { Return(TMP) }
+ Else { Return(0x0) }
+ }
+ Method (_STA) {
+ Return(0xF)
+ }
+ }
}
Scope (\)
--
1.4.2
next prev parent reply other threads:[~2008-02-26 20:45 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2008-02-26 19:56 [Qemu-devel] [PATCH 0/15] acpi processor hotplug Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 1/15] Make a GPE register block be acessible Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 2/15] mark extra cpus as present Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 3/15] introduce cpu_set to qemu monitor Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 4/15] mark processors as presents Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 5/15] provide gpe _L0x methods Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 6/15] provide operation region for pio to the gpes Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 7/15] implement method _L00 for GPE0 Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 8/15] isolate cpu initialization function in hw/pc.c Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 9/15] initialize hot add system Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 10/15] handle gpe data for pio Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 11/15] manipulate the gpe bits and send sci up the os Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 12/15] isolate cpu thread creation in qemu-kvm.c Glauber Costa
2008-02-26 19:56 ` Glauber Costa [this message]
2008-02-26 19:56 ` [Qemu-devel] [PATCH 14/15] start a new cpu thread Glauber Costa
2008-02-26 19:56 ` [Qemu-devel] [PATCH 15/15] remove acpi_build_processor_ssdt Glauber Costa
2008-02-26 23:05 ` [Qemu-devel] Re: [kvm-devel] [PATCH 4/15] mark processors as presents Alexander Graf
2008-02-26 23:07 ` Alexander Graf
2008-02-27 10:55 ` [Qemu-devel] Re: [kvm-devel] [PATCH 0/15] acpi processor hotplug Avi Kivity
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1204055805-32349-14-git-send-email-gcosta@redhat.com \
--to=gcosta@redhat.com \
--cc=chrisw@sous-sol.org \
--cc=glommer@gmail.com \
--cc=kvm-devel@lists.sourceforge.net \
--cc=marcelo@kvack.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).