From: Tristan Gingold <gingold@adacore.com>
To: qemu-devel@nongnu.org
Cc: Tristan Gingold <gingold@adacore.com>
Subject: [Qemu-devel] [PATCH 11/24] Add ali1543 super IO pci device.
Date: Fri, 13 Mar 2009 15:20:30 +0100 [thread overview]
Message-ID: <1236954043-91856-12-git-send-email-gingold@adacore.com> (raw)
In-Reply-To: <1236954043-91856-11-git-send-email-gingold@adacore.com>
This is a very partial implementation just enough for es40 firmware.
Signed-off-by: Tristan Gingold <gingold@adacore.com>
---
hw/ali1543.c | 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
hw/pci.h | 8 ++++
2 files changed, 135 insertions(+), 0 deletions(-)
create mode 100644 hw/ali1543.c
diff --git a/hw/ali1543.c b/hw/ali1543.c
new file mode 100644
index 0000000..2bdb696
--- /dev/null
+++ b/hw/ali1543.c
@@ -0,0 +1,127 @@
+/*
+ * QEMU Ali 1543c emulation
+ *
+ * Copyright (c) 2009 AdaCore
+ *
+ * Written by Tristan Gingold.
+ *
+ * This work is licensed under the GNU GPL license version 2 or later.
+ *
+ */
+#include <time.h>
+#include <sys/time.h>
+#include "hw.h"
+#include "net.h"
+#include "sysemu.h"
+#include "devices.h"
+#include "boards.h"
+#include "pc.h"
+#include "isa.h"
+#include "qemu-char.h"
+#include "pci.h"
+
+struct ali1543_t {
+ PCIDevice pci;
+
+ qemu_irq *irq; /* Upstream handler. */
+ PITState *pit;
+ qemu_irq *i8259;
+
+ /* Configuration. */
+ enum cfg_state { CFG_SNOOP, CFG_51, CFG_EN } cfg_state;
+ unsigned char cfg_index;
+};
+
+static void ali_cfg_write(void *opaque, uint32_t addr, uint32_t val)
+{
+ ali1543_t *ali = opaque;
+
+ if ((addr & 1) == 0) {
+ switch (ali->cfg_state) {
+ case CFG_SNOOP:
+ if (val == 0x51)
+ ali->cfg_state = CFG_51;
+ else
+ qemu_log("ali1543-cfg: write %02x to cfg_port\n", val);
+ break;
+ case CFG_51:
+ if (val == 0x23)
+ ali->cfg_state = CFG_EN;
+ else {
+ qemu_log("ali1543-cfg: write %02x to cfg_port (51)\n", val);
+ ali->cfg_state = CFG_SNOOP;
+ }
+ break;
+ case CFG_EN:
+ ali->cfg_index = val;
+ break;
+ }
+ }
+ else {
+ qemu_log("ali1543-cfg: write %02x to cfg reg %02x (addr=%x)\n",
+ val, ali->cfg_index, addr);
+ }
+}
+
+static uint32_t ali_cfg_read(void *opaque, uint32_t addr)
+{
+ ali1543_t *ali = opaque;
+
+ if ((addr & 1) == 0) {
+ if (ali->cfg_state != CFG_EN) {
+ qemu_log("ali1543-cfg: read fromcfg_port\n");
+ return 0;
+ }
+ else
+ return ali->cfg_index;
+ }
+ else {
+ qemu_log("ali1543-cfg: read from reg %02x\n", ali->cfg_index);
+ return 0;
+ }
+}
+
+ali1543_t *ali1543_init (PCIBus *bus, int devfn, qemu_irq irq)
+{
+ ali1543_t *ali;
+ uint8_t *pci_conf;
+
+ ali = (ali1543_t*)pci_register_device(bus, "Ali1543", sizeof(ali1543_t),
+ devfn, NULL, NULL);
+
+ pci_conf = ali->pci.config;
+
+ pci_config_set_vendor_id(pci_conf, PCI_VENDOR_ID_ALI);
+ pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_ALI1543);
+ pci_conf[0x08] = 0xc3; // Revision
+ pci_config_set_class(pci_conf, PCI_CLASS_BRIDGE_ISA);
+ pci_conf[0x2c] = 0; // Subsystem
+ pci_conf[0x2d] = 0;
+ pci_conf[0x2e] = 0;
+ pci_conf[0x2f] = 0;
+
+ register_ioport_read(0x370, 2, 1, ali_cfg_read, ali);
+ register_ioport_write(0x370, 2, 1, ali_cfg_write, ali);
+
+ ali->i8259 = i8259_init(irq);
+
+ /* serial_init already handles NULL CharDriverState but this code adds
+ a more useful label. */
+ if (serial_hds[0] == NULL)
+ serial_hds[0] = qemu_chr_open("com1", "nul", NULL);
+ if (serial_hds[1] == NULL)
+ serial_hds[1] = qemu_chr_open("com2", "nul", NULL);
+
+ serial_init(0x3f8, ali->i8259[4], 115200, serial_hds[0]);
+ serial_init(0x2f8, ali->i8259[3], 115200, serial_hds[1]);
+ ali->pit = pit_init(0x40, ali->i8259[0]);
+ pcspk_init(ali->pit);
+ DMA_init(0);
+
+ return ali;
+}
+
+qemu_irq ali1543_get_irq(ali1543_t *c, int n)
+{
+ return c->i8259[n];
+}
diff --git a/hw/pci.h b/hw/pci.h
index b955f39..f474d58 100644
--- a/hw/pci.h
+++ b/hw/pci.h
@@ -83,6 +83,9 @@ extern target_phys_addr_t pci_mem_base;
#define PCI_VENDOR_ID_CMD 0x1095
#define PCI_DEVICE_ID_CMD_646 0x0646
+#define PCI_VENDOR_ID_ALI 0x10b9
+#define PCI_DEVICE_ID_ALI1543 0x1533
+
#define PCI_VENDOR_ID_REALTEK 0x10ec
#define PCI_DEVICE_ID_REALTEK_RTL8029 0x8029
#define PCI_DEVICE_ID_REALTEK_8139 0x8139
@@ -314,4 +317,9 @@ PCIBus *pci_apb_init(target_phys_addr_t special_base,
PCIBus *sh_pci_register_bus(pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
qemu_irq *pic, int devfn_min, int nirq);
+/* ali1543.c */
+typedef struct ali1543_t ali1543_t;
+ali1543_t *ali1543_init (PCIBus *bus, int devfn, qemu_irq irq);
+qemu_irq ali1543_get_irq(ali1543_t *c, int n);
+
#endif
--
1.6.2
next prev parent reply other threads:[~2009-03-13 14:21 UTC|newest]
Thread overview: 35+ messages / expand[flat|nested] mbox.gz Atom feed top
2009-03-13 14:20 [Qemu-devel] [PATCH 0/24]: add alpha es40 system emulation Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 01/24] Add support for multi-level phys map Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 02/24] Fix cpu_physical_memory_rw when operating on IO blocks Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 03/24] Fix bug: palcode is at least 6 bits Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 04/24] Fix bug: do not mask address LSBs for ldwu Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 05/24] bug fix: avoid nop to override next instruction Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 06/24] Be slightly more verbose for unassigned_mem_read* Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 07/24] Increase Alpha physical address size to 44 bits Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 08/24] Allow 5 mmu indexes Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 09/24] Split cpu_mmu_index into cpu_mmu_index_data and cpu_mmu_index_code Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 10/24] Add square wave output support Tristan Gingold
2009-03-13 14:20 ` Tristan Gingold [this message]
2009-03-13 14:20 ` [Qemu-devel] [PATCH 12/24] Add 21272 chipset (memory and pci controller for alpha) Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 13/24] Add target-alpha/machine.c with es40 machine emulation Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 14/24] Move softmmu_helper.h from exec.h to op_helper.c on alpha Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 15/24] Document which IPR are used by 21264 Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 16/24] tb_flush helper should flush the tb (and not the tlb) Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 17/24] Add instruction name in comments for hw_ld opcode Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 18/24] Remove PALCODE_ declarations (unused) Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 19/24] alpha ld helpers now directly return the value Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 20/24] Add alpha_cpu_list Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 21/24] Alpha: lower parent irq when irq is lowered Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 22/24] Move linux-user pal emulation to linux-user/ Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 23/24] Correctly decode hw_ld/hw_st opcodes for all alpha implementations Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 24/24] Add full emulation for 21264 Tristan Gingold
2009-03-13 17:51 ` [Qemu-devel] [PATCH 20/24] Add alpha_cpu_list Blue Swirl
2009-03-16 8:35 ` Tristan Gingold
2009-03-13 17:58 ` [Qemu-devel] [PATCH 13/24] Add target-alpha/machine.c with es40 machine emulation Blue Swirl
2009-03-16 8:36 ` Tristan Gingold
2009-03-13 17:45 ` [Qemu-devel] [PATCH 09/24] Split cpu_mmu_index into cpu_mmu_index_data and cpu_mmu_index_code Blue Swirl
2009-03-13 17:41 ` [Qemu-devel] [PATCH 0/24]: add alpha es40 system emulation Blue Swirl
2009-03-16 8:34 ` Tristan Gingold
-- strict thread matches above, loose matches on Subject: below --
2009-03-19 14:35 [Qemu-devel] [PATCH 0/24]: add alpha es40 system emulation (v2) Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 01/24] Add support for multi-level phys map Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 02/24] Fix cpu_physical_memory_rw when operating on IO blocks Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 03/24] Fix bug: palcode is at least 6 bits Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 04/24] Fix bug: do not mask address LSBs for ldwu Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 05/24] bug fix: avoid nop to override next instruction Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 06/24] Be slightly more verbose for unassigned_mem_read* Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 07/24] Increase Alpha physical address size to 44 bits Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 08/24] Allow 5 mmu indexes Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 09/24] Split cpu_mmu_index into cpu_mmu_index_data and cpu_mmu_index_code Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 10/24] Add square wave output support Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 11/24] Add ali1543 super IO pci device Tristan Gingold
2009-03-19 16:07 ` Krumme, Chris
2009-03-20 8:49 ` Tristan Gingold
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1236954043-91856-12-git-send-email-gingold@adacore.com \
--to=gingold@adacore.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).