From: Tristan Gingold <gingold@adacore.com>
To: qemu-devel@nongnu.org
Cc: Tristan Gingold <gingold@adacore.com>
Subject: [Qemu-devel] [PATCH 02/24] Fix cpu_physical_memory_rw when operating on IO blocks.
Date: Fri, 13 Mar 2009 15:20:21 +0100 [thread overview]
Message-ID: <1236954043-91856-3-git-send-email-gingold@adacore.com> (raw)
In-Reply-To: <1236954043-91856-2-git-send-email-gingold@adacore.com>
In some cases, addr was destroyed and the next access was wrong. This
occured while making 64bits IO accesses.
Signed-off-by: Tristan Gingold <gingold@adacore.com>
---
exec.c | 26 +++++++++++++++-----------
1 files changed, 15 insertions(+), 11 deletions(-)
diff --git a/exec.c b/exec.c
index fd3e441..76a89ca 100644
--- a/exec.c
+++ b/exec.c
@@ -357,16 +357,16 @@ static PhysPageDesc *phys_page_find_alloc(target_phys_addr_t index, int alloc)
/* Level 2..n-1 */
for (i = (L1_SHIFT / L2_BITS) - 1; i > 0; i--) {
- p = *lp;
- if (!p) {
- /* allocate if not found */
- if (!alloc)
- return NULL;
- p = qemu_vmalloc(sizeof(void *) * L2_SIZE);
- memset(p, 0, sizeof(void *) * L2_SIZE);
- *lp = p;
- }
- lp = p + ((index >> (i * L2_BITS)) & (L2_SIZE - 1));
+ p = *lp;
+ if (!p) {
+ /* allocate if not found */
+ if (!alloc)
+ return NULL;
+ p = qemu_vmalloc(sizeof(void *) * L2_SIZE);
+ memset(p, 0, sizeof(void *) * L2_SIZE);
+ *lp = p;
+ }
+ lp = p + ((index >> (i * L2_BITS)) & (L2_SIZE - 1));
}
#else
p = (void **)l1_phys_map;
@@ -2987,6 +2987,7 @@ void cpu_physical_memory_rw(target_phys_addr_t addr, uint8_t *buf,
target_phys_addr_t page;
unsigned long pd;
PhysPageDesc *p;
+ unsigned long addr1;
while (len > 0) {
page = addr & TARGET_PAGE_MASK;
@@ -3006,6 +3007,8 @@ void cpu_physical_memory_rw(target_phys_addr_t addr, uint8_t *buf,
io_index = (pd >> IO_MEM_SHIFT) & (IO_MEM_NB_ENTRIES - 1);
if (p)
addr1 = (addr & ~TARGET_PAGE_MASK) + p->region_offset;
+ else
+ addr1 = addr;
/* XXX: could force cpu_single_env to NULL to avoid
potential bugs */
if (l >= 4 && ((addr1 & 3) == 0)) {
@@ -3025,7 +3028,6 @@ void cpu_physical_memory_rw(target_phys_addr_t addr, uint8_t *buf,
l = 1;
}
} else {
- unsigned long addr1;
addr1 = (pd & TARGET_PAGE_MASK) + (addr & ~TARGET_PAGE_MASK);
/* RAM case */
ptr = phys_ram_base + addr1;
@@ -3046,6 +3048,8 @@ void cpu_physical_memory_rw(target_phys_addr_t addr, uint8_t *buf,
io_index = (pd >> IO_MEM_SHIFT) & (IO_MEM_NB_ENTRIES - 1);
if (p)
addr1 = (addr & ~TARGET_PAGE_MASK) + p->region_offset;
+ else
+ addr1 = addr;
if (l >= 4 && ((addr1 & 3) == 0)) {
/* 32 bit read access */
val = io_mem_read[io_index][2](io_mem_opaque[io_index], addr1);
--
1.6.2
next prev parent reply other threads:[~2009-03-13 14:21 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2009-03-13 14:20 [Qemu-devel] [PATCH 0/24]: add alpha es40 system emulation Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 01/24] Add support for multi-level phys map Tristan Gingold
2009-03-13 14:20 ` Tristan Gingold [this message]
2009-03-13 14:20 ` [Qemu-devel] [PATCH 03/24] Fix bug: palcode is at least 6 bits Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 04/24] Fix bug: do not mask address LSBs for ldwu Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 05/24] bug fix: avoid nop to override next instruction Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 06/24] Be slightly more verbose for unassigned_mem_read* Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 07/24] Increase Alpha physical address size to 44 bits Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 08/24] Allow 5 mmu indexes Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 09/24] Split cpu_mmu_index into cpu_mmu_index_data and cpu_mmu_index_code Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 10/24] Add square wave output support Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 11/24] Add ali1543 super IO pci device Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 12/24] Add 21272 chipset (memory and pci controller for alpha) Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 13/24] Add target-alpha/machine.c with es40 machine emulation Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 14/24] Move softmmu_helper.h from exec.h to op_helper.c on alpha Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 15/24] Document which IPR are used by 21264 Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 16/24] tb_flush helper should flush the tb (and not the tlb) Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 17/24] Add instruction name in comments for hw_ld opcode Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 18/24] Remove PALCODE_ declarations (unused) Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 19/24] alpha ld helpers now directly return the value Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 20/24] Add alpha_cpu_list Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 21/24] Alpha: lower parent irq when irq is lowered Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 22/24] Move linux-user pal emulation to linux-user/ Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 23/24] Correctly decode hw_ld/hw_st opcodes for all alpha implementations Tristan Gingold
2009-03-13 14:20 ` [Qemu-devel] [PATCH 24/24] Add full emulation for 21264 Tristan Gingold
2009-03-13 17:51 ` [Qemu-devel] [PATCH 20/24] Add alpha_cpu_list Blue Swirl
2009-03-16 8:35 ` Tristan Gingold
2009-03-13 17:58 ` [Qemu-devel] [PATCH 13/24] Add target-alpha/machine.c with es40 machine emulation Blue Swirl
2009-03-16 8:36 ` Tristan Gingold
2009-03-13 17:45 ` [Qemu-devel] [PATCH 09/24] Split cpu_mmu_index into cpu_mmu_index_data and cpu_mmu_index_code Blue Swirl
2009-03-13 17:41 ` [Qemu-devel] [PATCH 0/24]: add alpha es40 system emulation Blue Swirl
2009-03-16 8:34 ` Tristan Gingold
-- strict thread matches above, loose matches on Subject: below --
2009-03-19 14:35 [Qemu-devel] [PATCH 0/24]: add alpha es40 system emulation (v2) Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 01/24] Add support for multi-level phys map Tristan Gingold
2009-03-19 14:35 ` [Qemu-devel] [PATCH 02/24] Fix cpu_physical_memory_rw when operating on IO blocks Tristan Gingold
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1236954043-91856-3-git-send-email-gingold@adacore.com \
--to=gingold@adacore.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).