From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1Lng6i-0003hc-GP
	for qemu-devel@nongnu.org; Sat, 28 Mar 2009 17:30:24 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1Lng6e-0003d7-1J
	for qemu-devel@nongnu.org; Sat, 28 Mar 2009 17:30:24 -0400
Received: from [199.232.76.173] (port=53569 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1Lng6d-0003cu-FP
	for qemu-devel@nongnu.org; Sat, 28 Mar 2009 17:30:19 -0400
Received: from mx20.gnu.org ([199.232.41.8]:8425)
	by monty-python.gnu.org with esmtps (TLS-1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.60) (envelope-from <froydnj@codesourcery.com>)
	id 1Lng6d-0004o4-7i
	for qemu-devel@nongnu.org; Sat, 28 Mar 2009 17:30:19 -0400
Received: from mail.codesourcery.com ([65.74.133.4])
	by mx20.gnu.org with esmtp (Exim 4.60)
	(envelope-from <froydnj@codesourcery.com>) id 1Lng6c-0004ad-IQ
	for qemu-devel@nongnu.org; Sat, 28 Mar 2009 17:30:18 -0400
From: Nathan Froyd <froydnj@codesourcery.com>
Date: Sat, 28 Mar 2009 14:30:13 -0700
Message-Id: <1238275817-9758-1-git-send-email-froydnj@codesourcery.com>
Subject: [Qemu-devel] [PATCH 0/4] target-ppc: create TCG slots for registers
	based on CPU
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

For PPC guests, I noticed that we create TCG slots for all the potential
kinds of registers (float, Altivec, SPE), even if the chip doesn't have
instructions to access those registers.

This patch series tweaks the initialization routine to create the TCG
values for registers necessary for particular classes of instructions
only if the emulated chip supports those instructions.  The first couple
of patches are simply busywork of moving things around; the last patch
is where all the action is at.

I am not a TCG expert, but there are several loops in TCG over all
globals and it seems like those loops would go faster if they didn't
have to consider registers that would never be touched.  If this patch
series makes no difference in TCG's performance, then I'd be glad to
have an explanation of why that's the case.

-Nathan