From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1NI2al-0005iN-N3
	for qemu-devel@nongnu.org; Tue, 08 Dec 2009 11:07:11 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1NI2ah-0005hl-2p
	for qemu-devel@nongnu.org; Tue, 08 Dec 2009 11:07:11 -0500
Received: from [199.232.76.173] (port=48354 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1NI2ag-0005hi-TK
	for qemu-devel@nongnu.org; Tue, 08 Dec 2009 11:07:06 -0500
Received: from mx20.gnu.org ([199.232.41.8]:51406)
	by monty-python.gnu.org with esmtps (TLS-1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.60) (envelope-from <froydnj@codesourcery.com>)
	id 1NI2ag-0000ac-KL
	for qemu-devel@nongnu.org; Tue, 08 Dec 2009 11:07:06 -0500
Received: from mail.codesourcery.com ([38.113.113.100])
	by mx20.gnu.org with esmtp (Exim 4.60)
	(envelope-from <froydnj@codesourcery.com>) id 1NI2ae-0000O6-PJ
	for qemu-devel@nongnu.org; Tue, 08 Dec 2009 11:07:05 -0500
From: Nathan Froyd <froydnj@codesourcery.com>
Date: Tue,  8 Dec 2009 08:06:21 -0800
Message-Id: <1260288392-20804-1-git-send-email-froydnj@codesourcery.com>
Subject: [Qemu-devel] [PATCH v2 00/11] target-mips: add mips16 support
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

This patchset adds MIPS16 support to the MIPS backend.  MIPS16 is a
compact encoding of a subset of the MIPS integer instructions, similar
to ARM's Thumb mode.  Mode switching occurs when either a special
instruction (JALX) is executed, or when a jump-to-register instruction
is executed; the instruction mode for the target PC is indicated by the
low bit of the register.

The patches have been tested with GCC's testsuite and GDB's testsuite.

Changes from v1:
  Fixed bug preventing Linux boot
  Fixed usermode compilation error
  Fixed confusion of delay slot size vs. branch size
  Fixed bugs in PC-relative loads and adds
  Moved mode bit from ISAMode field to hflags
  Implemented extended I64 opcodes
  Implemented LDPC instruction
  Implemented DADDIUPC
  64-bit MIPS16 instructions cause RI exceptions when not running in 64-bit mode
    (This is required; see section 1.5 of MIPS16e 64-bit spec: MD00077.)
  Deleted MIPS16 ASE from TODO
  Flipped Config1.CA bit for appropriate CPUs

-Nathan