* [Qemu-devel] [PATCH] target-mips: fix CpU exception for coprocessor 0
@ 2010-02-20 18:19 Nathan Froyd
2010-02-23 19:03 ` Aurelien Jarno
0 siblings, 1 reply; 2+ messages in thread
From: Nathan Froyd @ 2010-02-20 18:19 UTC (permalink / raw)
To: qemu-devel; +Cc: aurelien
When we signal a CpU exception for coprocessor 0, we should indicate
that it's for coprocessor 0 instead of coprocessor 1.
Signed-off-by: Nathan Froyd <froydnj@codesourcery.com>
---
target-mips/translate.c | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/target-mips/translate.c b/target-mips/translate.c
index dfea6f6..f3522f5 100644
--- a/target-mips/translate.c
+++ b/target-mips/translate.c
@@ -830,7 +830,7 @@ static inline void gen_op_addr_add (DisasContext *ctx, TCGv ret, TCGv arg0, TCGv
static inline void check_cp0_enabled(DisasContext *ctx)
{
if (unlikely(!(ctx->hflags & MIPS_HFLAG_CP0)))
- generate_exception_err(ctx, EXCP_CpU, 1);
+ generate_exception_err(ctx, EXCP_CpU, 0);
}
static inline void check_cp1_enabled(DisasContext *ctx)
--
1.6.3.2
^ permalink raw reply related [flat|nested] 2+ messages in thread* Re: [Qemu-devel] [PATCH] target-mips: fix CpU exception for coprocessor 0
2010-02-20 18:19 [Qemu-devel] [PATCH] target-mips: fix CpU exception for coprocessor 0 Nathan Froyd
@ 2010-02-23 19:03 ` Aurelien Jarno
0 siblings, 0 replies; 2+ messages in thread
From: Aurelien Jarno @ 2010-02-23 19:03 UTC (permalink / raw)
To: Nathan Froyd; +Cc: qemu-devel
On Sat, Feb 20, 2010 at 10:19:09AM -0800, Nathan Froyd wrote:
> When we signal a CpU exception for coprocessor 0, we should indicate
> that it's for coprocessor 0 instead of coprocessor 1.
Thanks applied.
> Signed-off-by: Nathan Froyd <froydnj@codesourcery.com>
> ---
> target-mips/translate.c | 2 +-
> 1 files changed, 1 insertions(+), 1 deletions(-)
>
> diff --git a/target-mips/translate.c b/target-mips/translate.c
> index dfea6f6..f3522f5 100644
> --- a/target-mips/translate.c
> +++ b/target-mips/translate.c
> @@ -830,7 +830,7 @@ static inline void gen_op_addr_add (DisasContext *ctx, TCGv ret, TCGv arg0, TCGv
> static inline void check_cp0_enabled(DisasContext *ctx)
> {
> if (unlikely(!(ctx->hflags & MIPS_HFLAG_CP0)))
> - generate_exception_err(ctx, EXCP_CpU, 1);
> + generate_exception_err(ctx, EXCP_CpU, 0);
> }
>
> static inline void check_cp1_enabled(DisasContext *ctx)
> --
> 1.6.3.2
>
>
>
>
--
Aurelien Jarno GPG: 1024D/F1BCDB73
aurelien@aurel32.net http://www.aurel32.net
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2010-02-23 19:03 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-02-20 18:19 [Qemu-devel] [PATCH] target-mips: fix CpU exception for coprocessor 0 Nathan Froyd
2010-02-23 19:03 ` Aurelien Jarno
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).