From: Max Filippov <jcmvbkbc@gmail.com>
To: qemu-devel@nongnu.org
Cc: jcmvbkbc@gmail.com
Subject: [Qemu-devel] [PATCH v2 27/31] target-xtensa: implement relocatable vectors
Date: Sun, 24 Jul 2011 21:11:05 +0400 [thread overview]
Message-ID: <1311527469-12963-28-git-send-email-jcmvbkbc@gmail.com> (raw)
In-Reply-To: <1311527469-12963-1-git-send-email-jcmvbkbc@gmail.com>
See ISA, 4.4.3 for details.
Vector addresses recorded in core configuration are absolute values that
correspond to default VECBASE value.
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
---
target-xtensa/cpu.h | 2 ++
target-xtensa/helper.c | 18 ++++++++++++++++--
target-xtensa/translate.c | 1 +
3 files changed, 19 insertions(+), 2 deletions(-)
diff --git a/target-xtensa/cpu.h b/target-xtensa/cpu.h
index a1d4e6d..30b36fc 100644
--- a/target-xtensa/cpu.h
+++ b/target-xtensa/cpu.h
@@ -123,6 +123,7 @@ enum {
INTCLEAR = 227,
INTENABLE = 228,
PS = 230,
+ VECBASE = 231,
EXCCAUSE = 232,
CCOUNT = 234,
PRID = 235,
@@ -218,6 +219,7 @@ typedef struct XtensaConfig {
unsigned nareg;
int excm_level;
int ndepc;
+ uint32_t vecbase;
uint32_t exception_vector[EXC_MAX];
unsigned ninterrupt;
unsigned nlevel;
diff --git a/target-xtensa/helper.c b/target-xtensa/helper.c
index b0bcee8..3ca0d61 100644
--- a/target-xtensa/helper.c
+++ b/target-xtensa/helper.c
@@ -40,6 +40,7 @@ void cpu_reset(CPUXtensaState *env)
env->pc = env->config->exception_vector[EXC_RESET];
env->sregs[LITBASE] &= ~1;
env->sregs[PS] = 0x1f;
+ env->sregs[VECBASE] = env->config->vecbase;
env->pending_irq_level = 0;
}
@@ -53,6 +54,7 @@ static const XtensaConfig core_config[] = {
.nareg = 64,
.ndepc = 1,
.excm_level = 16,
+ .vecbase = 0x5fff8400,
.exception_vector = {
[EXC_RESET] = 0x5fff8000,
[EXC_WINDOW_OVERFLOW4] = 0x5fff8400,
@@ -139,6 +141,16 @@ target_phys_addr_t cpu_get_phys_page_debug(CPUState *env, target_ulong addr)
return addr;
}
+static uint32_t relocated_vector(CPUState *env, uint32_t vector)
+{
+ if (xtensa_option_enabled(env->config,
+ XTENSA_OPTION_RELOCATABLE_VECTOR)) {
+ return vector - env->config->vecbase + env->sregs[VECBASE];
+ } else {
+ return vector;
+ }
+}
+
/*!
* Handle penging IRQ.
* For the high priority interrupt jump to the corresponding interrupt vector.
@@ -158,7 +170,8 @@ static bool handle_interrupt(CPUState *env)
if (level > 1) {
env->sregs[EPC1 + level - 1] = env->pc;
env->sregs[EPS2 + level - 2] = env->sregs[PS];
- env->pc = env->config->interrupt_vector[level];
+ env->pc = relocated_vector(env,
+ env->config->interrupt_vector[level]);
} else {
handled = false;
env->sregs[EXCCAUSE] = LEVEL1_INTERRUPT_CAUSE;
@@ -199,7 +212,8 @@ void do_interrupt(CPUState *env)
case EXC_USER:
case EXC_DOUBLE:
if (env->config->exception_vector[env->exception_index]) {
- env->pc = env->config->exception_vector[env->exception_index];
+ env->pc = relocated_vector(env,
+ env->config->exception_vector[env->exception_index]);
env->exception_taken = 1;
} else {
qemu_log("%s(pc = %08x) bad exception_index: %d\n",
diff --git a/target-xtensa/translate.c b/target-xtensa/translate.c
index 83e4a4f..3c750ef 100644
--- a/target-xtensa/translate.c
+++ b/target-xtensa/translate.c
@@ -106,6 +106,7 @@ static const char * const sregnames[256] = {
[INTCLEAR] = "INTCLEAR",
[INTENABLE] = "INTENABLE",
[PS] = "PS",
+ [VECBASE] = "VECBASE",
[EXCCAUSE] = "EXCCAUSE",
[CCOUNT] = "CCOUNT",
[PRID] = "PRID",
--
1.7.3.4
next prev parent reply other threads:[~2011-07-24 17:15 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-07-24 17:10 [Qemu-devel] [PATCH v2 00/31] target-xtensa: new target architecture Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 01/31] target-xtensa: add target stubs Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 02/31] target-xtensa: add target to the configure script Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 03/31] target-xtensa: implement disas_xtensa_insn Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 04/31] target-xtensa: implement narrow instructions Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 05/31] target-xtensa: implement RT0 group Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 06/31] target-xtensa: add sample board Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 07/31] target-xtensa: implement conditional jumps Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 08/31] target-xtensa: implement JX/RET0/CALLX Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 09/31] target-xtensa: add special and user registers Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 10/31] target-xtensa: implement RST3 group Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 11/31] target-xtensa: implement shifts (ST1 and RST1 groups) Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 12/31] target-xtensa: implement LSAI group Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 13/31] target-xtensa: mark reserved and TBD opcodes Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 14/31] target-xtensa: implement SYNC group Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 15/31] target-xtensa: implement CACHE group Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 16/31] target-xtensa: add PS register and access control Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 17/31] target-xtensa: implement exceptions Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 18/31] target-xtensa: implement RST2 group (32 bit mul/div/rem) Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 19/31] target-xtensa: implement windowed registers Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 20/31] target-xtensa: implement loop option Max Filippov
2011-07-24 17:10 ` [Qemu-devel] [PATCH v2 21/31] target-xtensa: implement extended L32R Max Filippov
2011-07-24 17:11 ` [Qemu-devel] [PATCH v2 22/31] target-xtensa: implement unaligned exception option Max Filippov
2011-07-24 17:11 ` [Qemu-devel] [PATCH v2 23/31] target-xtensa: implement SIMCALL Max Filippov
2011-07-24 17:11 ` [Qemu-devel] [PATCH v2 24/31] target-xtensa: implement interrupt option Max Filippov
2011-07-24 17:11 ` [Qemu-devel] [PATCH v2 25/31] target-xtensa: implement accurate window check Max Filippov
2011-07-24 17:11 ` [Qemu-devel] [PATCH v2 26/31] target-xtensa: implement CPENABLE and PRID SRs Max Filippov
2011-07-24 17:11 ` Max Filippov [this message]
2011-07-24 17:11 ` [Qemu-devel] [PATCH v2 28/31] target-xtensa: add gdb support Max Filippov
2011-07-24 17:11 ` [Qemu-devel] [PATCH v2 29/31] target-xtensa: implement memory protection options Max Filippov
2011-07-24 17:11 ` [Qemu-devel] [PATCH v2 30/31] target-xtensa: add dc232b core and board Max Filippov
2011-07-24 17:11 ` [Qemu-devel] [PATCH v2 31/31] MAINTAINERS: add xtensa maintainer Max Filippov
2011-08-05 16:04 ` [Qemu-devel] [PATCH v2 00/31] target-xtensa: new target architecture Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1311527469-12963-28-git-send-email-jcmvbkbc@gmail.com \
--to=jcmvbkbc@gmail.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).