qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Jia Liu <proljc@gmail.com>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PATCH v3 13/16] target-or32: Add gdb stub
Date: Wed,  6 Jun 2012 20:27:09 +0800	[thread overview]
Message-ID: <1338985632-29597-14-git-send-email-proljc@gmail.com> (raw)
In-Reply-To: <1338985632-29597-1-git-send-email-proljc@gmail.com>

Add gdb stub for OpenRISC.

Signed-off-by: Jia Liu <proljc@gmail.com>
---
 gdbstub.c |   64 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 64 insertions(+)

diff --git a/gdbstub.c b/gdbstub.c
index 6a77a66..28c5220 100644
--- a/gdbstub.c
+++ b/gdbstub.c
@@ -1155,6 +1155,68 @@ static int cpu_gdb_write_register(CPUMIPSState *env, uint8_t *mem_buf, int n)
 
     return sizeof(target_ulong);
 }
+#elif defined(TARGET_OPENRISC)
+
+#define NUM_CORE_REGS (32 + 3)
+
+static int cpu_gdb_read_register(CPUOpenRISCState *env, uint8_t *mem_buf, int n)
+{
+    if (n < 32) {
+        GET_REG32(env->gpr[n]);
+    } else {
+        switch (n) {
+        case 32:    /* PPC */
+            GET_REG32(env->ppc);
+            break;
+
+        case 33:    /* NPC */
+            GET_REG32(env->npc);
+            break;
+
+        case 34:    /* SR */
+            GET_REG32(env->sr);
+            break;
+
+        default:
+            break;
+        }
+    }
+    return 0;
+}
+
+static int cpu_gdb_write_register(CPUOpenRISCState *env,
+                                  uint8_t *mem_buf, int n)
+{
+    uint32_t tmp;
+
+    if (n > NUM_CORE_REGS) {
+        return 0;
+    }
+
+    tmp = ldl_p(mem_buf);
+
+    if (n < 32) {
+        env->gpr[n] = tmp;
+    } else {
+        switch (n) {
+        case 32: /* PPC */
+            env->ppc = tmp;
+            break;
+
+        case 33: /* NPC */
+            env->npc = tmp;
+            break;
+
+        case 34: /* SR */
+            env->sr = tmp;
+            break;
+
+        default:
+            break;
+        }
+    }
+    return 4;
+}
 #elif defined (TARGET_SH4)
 
 /* Hint: Use "set architecture sh4" in GDB to see fpu registers */
@@ -1924,6 +1986,8 @@ static void gdb_set_cpu_pc(GDBState *s, target_ulong pc)
     }
 #elif defined (TARGET_MICROBLAZE)
     s->c_cpu->sregs[SR_PC] = pc;
+#elif defined(TARGET_OPENRISC)
+    s->c_cpu->pc = pc;
 #elif defined (TARGET_CRIS)
     s->c_cpu->pc = pc;
 #elif defined (TARGET_ALPHA)
-- 
1.7.9.5

  parent reply	other threads:[~2012-06-06 12:29 UTC|newest]

Thread overview: 27+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2012-06-06 12:26 [Qemu-devel] [PATCH v3 00/16] target-or32: QEMU OpenRISC support Jia Liu
2012-06-06 12:26 ` [Qemu-devel] [PATCH v3 01/16] target-or32: Add target stubs and cpu QOM Jia Liu
2012-06-06 12:26 ` [Qemu-devel] [PATCH v3 02/16] target-or32: Add target machine Jia Liu
2012-06-06 12:26 ` [Qemu-devel] [PATCH v3 03/16] target-or32: Add MMU support Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 04/16] target-or32: Add interrupt support Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 05/16] target-or32: Add exception support Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 06/16] target-or32: Add int instruction helpers Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 07/16] target-or32: Add float " Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 08/16] target-or32: Add translation routines Jia Liu
2012-06-06 16:40   ` Max Filippov
2012-06-08  0:00     ` Jia Liu
2012-06-08  0:21       ` Richard Henderson
2012-06-08  2:16         ` Jia Liu
2012-06-08  2:58         ` 陳韋任 (Wei-Ren Chen)
2012-06-08 12:56       ` Max Filippov
2012-06-08 13:28         ` Andreas Färber
2012-06-08 13:31           ` Andreas Färber
2012-06-08 22:12             ` Jia Liu
2012-06-08 21:59         ` Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 09/16] target-or32: Add PIC support Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 10/16] target-or32: Add timer Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 11/16] target-or32: Add a IIS dummy board Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 12/16] target-or32: Add system instruction helpers Jia Liu
2012-06-06 12:27 ` Jia Liu [this message]
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 14/16] target-or32: Add linux syscall, signal and termbits Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 15/16] target-or32: Add linux user support Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 16/16] target-or32: Add testcases Jia Liu

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1338985632-29597-14-git-send-email-proljc@gmail.com \
    --to=proljc@gmail.com \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).