From: Jia Liu <proljc@gmail.com>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PATCH v3 05/16] target-or32: Add exception support
Date: Wed, 6 Jun 2012 20:27:01 +0800 [thread overview]
Message-ID: <1338985632-29597-6-git-send-email-proljc@gmail.com> (raw)
In-Reply-To: <1338985632-29597-1-git-send-email-proljc@gmail.com>
Add OpenRISC exception support.
Signed-off-by: Jia Liu <proljc@gmail.com>
---
Makefile.target | 3 ++-
target-openrisc/excp.c | 27 +++++++++++++++++++++++++++
target-openrisc/excp.h | 28 ++++++++++++++++++++++++++++
target-openrisc/excp_helper.c | 27 +++++++++++++++++++++++++++
target-openrisc/helper.h | 3 +++
5 files changed, 87 insertions(+), 1 deletion(-)
create mode 100644 target-openrisc/excp.c
create mode 100644 target-openrisc/excp.h
create mode 100644 target-openrisc/excp_helper.c
diff --git a/Makefile.target b/Makefile.target
index cacbdaf..0ce85cb 100644
--- a/Makefile.target
+++ b/Makefile.target
@@ -103,7 +103,8 @@ endif
libobj-$(TARGET_SPARC) += int32_helper.o
libobj-$(TARGET_SPARC64) += int64_helper.o
libobj-$(TARGET_ALPHA) += int_helper.o fpu_helper.o sys_helper.o mem_helper.o
-libobj-$(TARGET_OPENRISC) += intrpt.o intrpt_helper.o mmu.o mmu_helper.o
+libobj-$(TARGET_OPENRISC) += excp.o excp_helper.o intrpt.o intrpt_helper.o \
+ mmu.o mmu_helper.o
libobj-y += disas.o
libobj-$(CONFIG_TCI_DIS) += tci-dis.o
diff --git a/target-openrisc/excp.c b/target-openrisc/excp.c
new file mode 100644
index 0000000..6d8c5dd
--- /dev/null
+++ b/target-openrisc/excp.c
@@ -0,0 +1,27 @@
+/*
+ * OpenRISC exception.
+ *
+ * Copyright (c) 2011-2012 Jia Liu <proljc@gmail.com>
+ *
+ * This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU Lesser General Public
+ * License as published by the Free Software Foundation; either
+ * version 2 of the License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ * Lesser General Public License for more details.
+ *
+ * You should have received a copy of the GNU Lesser General Public
+ * License along with this library; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "cpu.h"
+#include "excp.h"
+
+void QEMU_NORETURN raise_exception(CPUOpenRISCState *env, uint32_t excp)
+{
+ env->exception_index = excp;
+ cpu_loop_exit(env);
+}
diff --git a/target-openrisc/excp.h b/target-openrisc/excp.h
new file mode 100644
index 0000000..885203b
--- /dev/null
+++ b/target-openrisc/excp.h
@@ -0,0 +1,28 @@
+/*
+ * OpenRISC exception header.
+ *
+ * Copyright (c) 2011-2012 Jia Liu <proljc@gmail.com>
+ *
+ * This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU Lesser General Public
+ * License as published by the Free Software Foundation; either
+ * version 2 of the License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ * Lesser General Public License for more details.
+ *
+ * You should have received a copy of the GNU Lesser General Public
+ * License along with this library; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef QEMU_OPENRISC_EXCP_H
+#define QEMU_OPENRISC_EXCP_H
+
+#include "cpu.h"
+#include "qemu-common.h"
+
+void QEMU_NORETURN raise_exception(CPUOpenRISCState *env, uint32_t excp);
+
+#endif /* QEMU_OPENRISC_EXCP_H */
diff --git a/target-openrisc/excp_helper.c b/target-openrisc/excp_helper.c
new file mode 100644
index 0000000..c7d4110
--- /dev/null
+++ b/target-openrisc/excp_helper.c
@@ -0,0 +1,27 @@
+/*
+ * OpenRISC exception helper routines
+ *
+ * Copyright (c) 2011-2012 Jia Liu <proljc@gmail.com>
+ *
+ * This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU Lesser General Public
+ * License as published by the Free Software Foundation; either
+ * version 2 of the License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ * Lesser General Public License for more details.
+ *
+ * You should have received a copy of the GNU Lesser General Public
+ * License along with this library; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "cpu.h"
+#include "helper.h"
+#include "excp.h"
+
+void HELPER(exception)(CPUOpenRISCState *env, uint32_t excp)
+{
+ raise_exception(env, excp);
+}
diff --git a/target-openrisc/helper.h b/target-openrisc/helper.h
index 16d99b6..4e2a49f 100644
--- a/target-openrisc/helper.h
+++ b/target-openrisc/helper.h
@@ -19,6 +19,9 @@
#include "def-helper.h"
+/* exception */
+DEF_HELPER_FLAGS_2(exception, 0, void, env, i32)
+
/* interrupt */
DEF_HELPER_FLAGS_1(rfe, 0, void, env)
--
1.7.9.5
next prev parent reply other threads:[~2012-06-06 12:27 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-06-06 12:26 [Qemu-devel] [PATCH v3 00/16] target-or32: QEMU OpenRISC support Jia Liu
2012-06-06 12:26 ` [Qemu-devel] [PATCH v3 01/16] target-or32: Add target stubs and cpu QOM Jia Liu
2012-06-06 12:26 ` [Qemu-devel] [PATCH v3 02/16] target-or32: Add target machine Jia Liu
2012-06-06 12:26 ` [Qemu-devel] [PATCH v3 03/16] target-or32: Add MMU support Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 04/16] target-or32: Add interrupt support Jia Liu
2012-06-06 12:27 ` Jia Liu [this message]
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 06/16] target-or32: Add int instruction helpers Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 07/16] target-or32: Add float " Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 08/16] target-or32: Add translation routines Jia Liu
2012-06-06 16:40 ` Max Filippov
2012-06-08 0:00 ` Jia Liu
2012-06-08 0:21 ` Richard Henderson
2012-06-08 2:16 ` Jia Liu
2012-06-08 2:58 ` 陳韋任 (Wei-Ren Chen)
2012-06-08 12:56 ` Max Filippov
2012-06-08 13:28 ` Andreas Färber
2012-06-08 13:31 ` Andreas Färber
2012-06-08 22:12 ` Jia Liu
2012-06-08 21:59 ` Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 09/16] target-or32: Add PIC support Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 10/16] target-or32: Add timer Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 11/16] target-or32: Add a IIS dummy board Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 12/16] target-or32: Add system instruction helpers Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 13/16] target-or32: Add gdb stub Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 14/16] target-or32: Add linux syscall, signal and termbits Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 15/16] target-or32: Add linux user support Jia Liu
2012-06-06 12:27 ` [Qemu-devel] [PATCH v3 16/16] target-or32: Add testcases Jia Liu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1338985632-29597-6-git-send-email-proljc@gmail.com \
--to=proljc@gmail.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).