qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Peter Maydell <peter.maydell@linaro.org>
To: Blue Swirl <blauwirbel@gmail.com>
Cc: Anthony Liguori <aliguori@us.ibm.com>,
	qemu-devel@nongnu.org, Paul Brook <paul@codesourcery.com>
Subject: [Qemu-devel] [PULL 00/16] arm-devs queue
Date: Tue, 19 Jun 2012 14:30:57 +0100	[thread overview]
Message-ID: <1340112673-14846-1-git-send-email-peter.maydell@linaro.org> (raw)

Hi; this is an arm-devs pullreq which mostly has patches which I've
had queued since before freeze and my holiday. (I had to make a
trivial fix to one of the GIC patches to account for the list of
object files moving from Makefile.target to hw/arm/Makefile.objs
but otherwise an unproblematic rebase to current master.)
I know there are other arm devs patches on my to-review list but
this seems a long enough set of patches to be worth sending a
pullreq for now.

Please pull.

-- PMM

The following changes since commit 8aca521512a14c439624191bd0a891c52f91b401:

  Merge remote-tracking branch 'afaerber-or/qom-next-2' into staging (2012-06-18 10:35:16 -0500)

are available in the git repository at:

  git://git.linaro.org/people/pmaydell/qemu-arm.git arm-devs.for-upstream

Andreas Färber (1):
      arm_boot: Fix typos in comment

Evgeny Voevodin (1):
      ARM: Exynos4210 IRQ: Introduce new IRQ gate functionality.

Jim Meyering (1):
      cadence_gem: avoid stack-writing buffer-overrun

Peter A. G. Crosthwaite (2):
      cadence_ttc: changed master clock frequency
      arm_boot: Conditionalised DTB command line update

Peter Maydell (11):
      hw/arm_gic: Remove NVIC ifdefs from gic_state struct
      hw/arm_gic: Remove the special casing of NCPU for the NVIC
      hw/arm_gic: Move NVIC specific reset to armv7m_nvic_reset
      hw/armv7m_nvic: Use MemoryRegions for NVIC specific registers
      hw/arm_gic: Add qdev property for GIC revision
      hw/arm_gic: Make CPU target registers RAZ/WI on uniprocessor
      hw/arm_gic.c: Make NVIC interrupt numbering a runtime setting
      hw/arm_gic: Move CPU interface memory region setup into arm_gic_init
      hw/armv7m_nvic: Make the NVIC a freestanding class
      hw/omap.h: Drop broken MEM_VERBOSE tracing
      hw/a9mpcore: Fix compilation failure if physaddrs are 64 bit

 hw/a15mpcore.c        |    1 +
 hw/a9mpcore.c         |    2 +-
 hw/arm-misc.h         |    4 +-
 hw/arm/Makefile.objs  |    2 +-
 hw/arm11mpcore.c      |    2 +
 hw/arm_boot.c         |   10 +-
 hw/arm_gic.c          |  366 ++++++++-----------------------------------------
 hw/arm_gic_common.c   |  184 +++++++++++++++++++++++++
 hw/arm_gic_internal.h |  136 ++++++++++++++++++
 hw/armv7m_nvic.c      |  138 ++++++++++++++++---
 hw/cadence_gem.c      |    2 +-
 hw/cadence_ttc.c      |    2 +-
 hw/exynos4210.c       |   32 +++--
 hw/exynos4210.h       |    2 +-
 hw/exynos4210_gic.c   |   78 +++++-----
 hw/omap.h             |   95 -------------
 16 files changed, 569 insertions(+), 487 deletions(-)
 create mode 100644 hw/arm_gic_common.c
 create mode 100644 hw/arm_gic_internal.h

             reply	other threads:[~2012-06-19 13:56 UTC|newest]

Thread overview: 19+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2012-06-19 13:30 Peter Maydell [this message]
2012-06-19 13:30 ` [Qemu-devel] [PATCH 01/16] ARM: Exynos4210 IRQ: Introduce new IRQ gate functionality Peter Maydell
2012-06-19 13:30 ` [Qemu-devel] [PATCH 02/16] arm_boot: Fix typos in comment Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 03/16] hw/arm_gic: Remove NVIC ifdefs from gic_state struct Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 04/16] hw/arm_gic: Remove the special casing of NCPU for the NVIC Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 05/16] hw/arm_gic: Move NVIC specific reset to armv7m_nvic_reset Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 06/16] hw/armv7m_nvic: Use MemoryRegions for NVIC specific registers Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 07/16] hw/arm_gic: Add qdev property for GIC revision Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 08/16] hw/arm_gic: Make CPU target registers RAZ/WI on uniprocessor Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 09/16] hw/arm_gic.c: Make NVIC interrupt numbering a runtime setting Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 10/16] hw/arm_gic: Move CPU interface memory region setup into arm_gic_init Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 11/16] hw/armv7m_nvic: Make the NVIC a freestanding class Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 12/16] hw/omap.h: Drop broken MEM_VERBOSE tracing Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 13/16] hw/a9mpcore: Fix compilation failure if physaddrs are 64 bit Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 14/16] cadence_gem: avoid stack-writing buffer-overrun Peter Maydell
2012-06-20  1:47   ` Peter Crosthwaite
2012-06-19 13:31 ` [Qemu-devel] [PATCH 15/16] cadence_ttc: changed master clock frequency Peter Maydell
2012-06-19 13:31 ` [Qemu-devel] [PATCH 16/16] arm_boot: Conditionalised DTB command line update Peter Maydell
2012-06-24 12:26 ` [Qemu-devel] [PULL 00/16] arm-devs queue Blue Swirl

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1340112673-14846-1-git-send-email-peter.maydell@linaro.org \
    --to=peter.maydell@linaro.org \
    --cc=aliguori@us.ibm.com \
    --cc=blauwirbel@gmail.com \
    --cc=paul@codesourcery.com \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).