From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([208.118.235.92]:56024)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1TAoiD-0006AF-Q1
	for qemu-devel@nongnu.org; Sun, 09 Sep 2012 17:06:40 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1TAoiC-0005qE-Ib
	for qemu-devel@nongnu.org; Sun, 09 Sep 2012 17:06:37 -0400
Received: from mail-pb0-f45.google.com ([209.85.160.45]:59699)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1TAoiC-0005pQ-C5
	for qemu-devel@nongnu.org; Sun, 09 Sep 2012 17:06:36 -0400
Received: by mail-pb0-f45.google.com with SMTP id rp12so291958pbb.4
	for <qemu-devel@nongnu.org>; Sun, 09 Sep 2012 14:06:36 -0700 (PDT)
Sender: Richard Henderson <rth7680@gmail.com>
From: Richard Henderson <rth@twiddle.net>
Date: Sun,  9 Sep 2012 14:04:22 -0700
Message-Id: <1347224784-19472-5-git-send-email-rth@twiddle.net>
In-Reply-To: <1347224784-19472-1-git-send-email-rth@twiddle.net>
References: <1347224784-19472-1-git-send-email-rth@twiddle.net>
Subject: [Qemu-devel] [PATCH 004/126] target-s390: Fix disassembly of cpsdr
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org
Cc: Alexander Graf <agraf@suse.de>

Signed-off-by: Richard Henderson <rth@twiddle.net>
---
 s390-dis.c | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/s390-dis.c b/s390-dis.c
index bbdd239..3759164 100644
--- a/s390-dis.c
+++ b/s390-dis.c
@@ -673,7 +673,9 @@ static const struct s390_operand s390_operands[] =
    This is just a workaround for existing code e.g. glibc.  */
 #define INSTR_RRE_RR_OPT 4, { R_24,RO_28,0,0,0,0 }             /* efpc, sfpc */
 #define INSTR_RRF_F0FF   4, { F_16,F_24,F_28,0,0,0 }           /* e.g. madbr */
-#define INSTR_RRF_F0FF2  4, { F_24,F_16,F_28,0,0,0 }           /* e.g. cpsdr */
+/* QEMU-MOD */
+#define INSTR_RRF_F0FF2  4, { F_24,F_28,F_16,0,0,0 }           /* e.g. cpsdr */
+/* QEMU-END */
 #define INSTR_RRF_F0FR   4, { F_24,F_16,R_28,0,0,0 }           /* e.g. iedtr */
 #define INSTR_RRF_FUFF   4, { F_24,F_16,F_28,U4_20,0,0 }       /* e.g. didbr */
 #define INSTR_RRF_RURR   4, { R_24,R_28,R_16,U4_20,0,0 }       /* e.g. .insn */
-- 
1.7.11.4