From: Igor Mammedov <imammedo@redhat.com>
To: blauwirbel@gmail.com
Cc: aliguori@us.ibm.com, ehabkost@redhat.com, jan.kiszka@siemens.com,
Don@cloudswitch.com, mtosatti@redhat.com, qemu-devel@nongnu.org,
mdroth@linux.vnet.ibm.com, pbonzini@redhat.com,
lersek@redhat.com, afaerber@suse.de, stefanha@linux.vnet.ibm.com
Subject: [Qemu-devel] [PATCH 07/22 v4] target-i386: convert cpuid features into properties
Date: Mon, 1 Oct 2012 14:53:09 +0200 [thread overview]
Message-ID: <1349095989-5313-1-git-send-email-imammedo@redhat.com> (raw)
In-Reply-To: <1348691578-17231-8-git-send-email-imammedo@redhat.com>
add property accessors for cpuid feature bits defined by
*_feature_name arrays.
Signed-off-by: Igor Mammedov <imammedo@redhat.com>
---
v2:
* replaced mask/ffs tricks by plain 'for (bit = 0; bit < 32; bit++)'
as suggested by Eduardo Habkost
v3:
* check if property exists before adding it
* rebased on top of "i386: cpu: remove duplicate feature names"
http://www.mail-archive.com/qemu-devel@nongnu.org/msg129458.html
place ext2_feature_name for AMD case into setter, so that not to
clutter x86_cpu_realize() with property specific code.
* fix for convert cpuid features
v4:
* Mingw doesn't have strtok_r(), use g_strsplit() instead.
---
target-i386/cpu.c | 111 +++++++++++++++++++++++++++++++++++++++++++++++++++++
1 files changed, 111 insertions(+), 0 deletions(-)
diff --git a/target-i386/cpu.c b/target-i386/cpu.c
index a713960..f990be2 100644
--- a/target-i386/cpu.c
+++ b/target-i386/cpu.c
@@ -833,6 +833,111 @@ static int check_features_against_host(x86_def_t *guest_def)
return rv;
}
+static bool is_feature_set(const char *name, const uint32_t featbitmap,
+ const char **featureset)
+{
+ uint32_t bit;
+
+ for (bit = 0; bit < 32; ++bit) {
+ if (featureset[bit] && !altcmp(name, NULL, featureset[bit])) {
+ if (featbitmap & (1 << bit)) {
+ return true;
+ }
+ }
+ }
+ return false;
+}
+
+static void x86_cpuid_get_feature(Object *obj, Visitor *v, void *opaque,
+ const char *name, Error **errp)
+{
+ X86CPU *cpu = X86_CPU(obj);
+ CPUX86State *env = &cpu->env;
+ bool value = true;
+
+ if (!is_feature_set(name, env->cpuid_features, feature_name) &&
+ !is_feature_set(name, env->cpuid_ext_features, ext_feature_name) &&
+ !is_feature_set(name, env->cpuid_ext2_features, ext2_feature_name) &&
+ !is_feature_set(name, env->cpuid_ext3_features, ext3_feature_name) &&
+ !is_feature_set(name, env->cpuid_kvm_features, kvm_feature_name) &&
+ !is_feature_set(name, env->cpuid_svm_features, svm_feature_name)) {
+ value = false;
+ }
+
+ visit_type_bool(v, &value, name, errp);
+}
+
+static void x86_cpuid_set_feature(Object *obj, Visitor *v, void *opaque,
+ const char *name, Error **errp)
+{
+ X86CPU *cpu = X86_CPU(obj);
+ CPUX86State *env = &cpu->env;
+ uint32_t mask = 0;
+ uint32_t *dst_features;
+ bool value;
+
+ visit_type_bool(v, &value, name, errp);
+ if (error_is_set(errp)) {
+ return;
+ }
+
+ if (lookup_feature(&mask, name, NULL, feature_name)) {
+ dst_features = &env->cpuid_features;
+ } else if (lookup_feature(&mask, name, NULL, ext_feature_name)) {
+ dst_features = &env->cpuid_ext_features;
+ } else if (lookup_feature(&mask, name, NULL, ext2_feature_name)) {
+ dst_features = &env->cpuid_ext2_features;
+ } else if (lookup_feature(&mask, name, NULL, ext3_feature_name)) {
+ dst_features = &env->cpuid_ext3_features;
+ } else if (lookup_feature(&mask, name, NULL, kvm_feature_name)) {
+ dst_features = &env->cpuid_kvm_features;
+ } else if (lookup_feature(&mask, name, NULL, svm_feature_name)) {
+ dst_features = &env->cpuid_svm_features;
+ } else {
+ error_set(errp, QERR_PROPERTY_NOT_FOUND, "", name);
+ return;
+ }
+
+ if (value) {
+ *dst_features |= mask;
+ } else {
+ *dst_features &= ~mask;
+ }
+
+ /* On AMD CPUs, some CPUID[8000_0001].EDX bits must match the bits on
+ * CPUID[1].EDX.
+ */
+ if (dst_features == &env->cpuid_features &&
+ env->cpuid_vendor1 == CPUID_VENDOR_AMD_1 &&
+ env->cpuid_vendor2 == CPUID_VENDOR_AMD_2 &&
+ env->cpuid_vendor3 == CPUID_VENDOR_AMD_3) {
+ env->cpuid_ext2_features &= ~CPUID_EXT2_AMD_ALIASES;
+ env->cpuid_ext2_features |= *dst_features & CPUID_EXT2_AMD_ALIASES;
+ }
+}
+
+static void x86_register_cpuid_properties(Object *obj, const char **featureset)
+{
+ uint32_t bit;
+
+ for (bit = 0; bit < 32; ++bit) {
+ if (featureset[bit]) {
+ char **feature_name;
+ int i;
+
+ feature_name = g_strsplit(featureset[bit], "|", 0);
+ for (i = 0; feature_name[i]; ++i) {
+ if (!object_property_find(obj, feature_name[i], NULL)) {
+ object_property_add(obj, feature_name[i], "bool",
+ x86_cpuid_get_feature,
+ x86_cpuid_set_feature, NULL, NULL, NULL);
+ }
+ }
+ g_strfreev(feature_name);
+ }
+ }
+}
+
static void x86_cpuid_version_get_family(Object *obj, Visitor *v, void *opaque,
const char *name, Error **errp)
{
@@ -1920,6 +2025,12 @@ static void x86_cpu_initfn(Object *obj)
object_property_add(obj, "tsc-frequency", "int",
x86_cpuid_get_tsc_freq,
x86_cpuid_set_tsc_freq, NULL, NULL, NULL);
+ x86_register_cpuid_properties(obj, feature_name);
+ x86_register_cpuid_properties(obj, ext_feature_name);
+ x86_register_cpuid_properties(obj, ext2_feature_name);
+ x86_register_cpuid_properties(obj, ext3_feature_name);
+ x86_register_cpuid_properties(obj, kvm_feature_name);
+ x86_register_cpuid_properties(obj, svm_feature_name);
env->cpuid_apic_id = env->cpu_index;
--
1.7.1
next prev parent reply other threads:[~2012-10-01 12:54 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-09-26 20:32 [Qemu-devel] [PATCH 00/22 v3] target-i386: convert CPU features into properties Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 01/22] target-i386: return Error from cpu_x86_find_by_name() Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 02/22] target-i386: cpu_x86_register(): report error from property setter Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 03/22] target-i386: if x86_cpu_realize() failed report error and do cleanup Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 04/22] target-i386: filter out not TCG features if running without kvm at realize time Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 05/22] target-i386: move out CPU features initialization in separate func Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 06/22] target-i386: xlevel should be more than 0x80000000, move fixup into setter Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 07/22] target-i386: convert cpuid features into properties Igor Mammedov
2012-09-26 21:31 ` H. Peter Anvin
2012-09-26 21:39 ` Eduardo Habkost
2012-10-01 12:53 ` Igor Mammedov [this message]
2012-10-01 12:54 ` [Qemu-devel] [PATCH 18/22 v3] target-i386: parse cpu_model string into set of stringified properties Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 08/22] target-i386: add stubs for hyperv_(vapic_recommended|relaxed_timing_enabled|get_spinlock_retries)() Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 09/22] target-i386: convert 'hv_spinlocks' feature into property Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 10/22] target-i386: convert 'hv_relaxed' " Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 11/22] target-i386: convert 'hv_vapic' " Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 12/22] target-i386: convert 'check' and 'enforce' features into properties Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 13/22] add visitor for parsing hz[KMG] input string Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 14/22] target-i386: use visit_type_hz to parse tsc_freq property value Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 15/22] target-i386: introduce vendor-override property Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 16/22] target-i386: use define for cpuid vendor string size Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 17/22] target-i386: replace uint32_t vendor fields by vendor string in x86_def_t Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 18/22] target-i386: parse cpu_model string into set of stringified properties Igor Mammedov
2012-09-30 12:16 ` Blue Swirl
2012-10-01 12:46 ` Igor Mammedov
2012-10-02 11:28 ` Eric Blake
2012-10-02 11:36 ` Paolo Bonzini
2012-10-02 13:08 ` [Qemu-devel] [PATCH 18/22 v3] " Igor Mammedov
2012-10-03 20:09 ` [Qemu-devel] [PATCH 18/22] " Blue Swirl
2012-10-03 20:17 ` Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 19/22] target-i386: use properties to set/unset user specified features on CPU Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 20/22] target-i386: move init of "hypervisor" feature into CPU initializer from cpudef Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 21/22] target-i386: move default init of cpuid_kvm_features bitmap " Igor Mammedov
2012-09-26 20:32 ` [Qemu-devel] [PATCH 22/22] target-i386: cleanup cpu_x86_find_by_name(), only fill x86_def_t in it Igor Mammedov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1349095989-5313-1-git-send-email-imammedo@redhat.com \
--to=imammedo@redhat.com \
--cc=Don@cloudswitch.com \
--cc=afaerber@suse.de \
--cc=aliguori@us.ibm.com \
--cc=blauwirbel@gmail.com \
--cc=ehabkost@redhat.com \
--cc=jan.kiszka@siemens.com \
--cc=lersek@redhat.com \
--cc=mdroth@linux.vnet.ibm.com \
--cc=mtosatti@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=stefanha@linux.vnet.ibm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).