From: David Gibson <david@gibson.dropbear.id.au>
To: agraf@suse.de
Cc: Michael Ellerman <michael@ellerman.id.au>,
qemu-ppc@nongnu.org, qemu-devel@nongnu.org,
David Gibson <david@gibson.dropbear.id.au>
Subject: [Qemu-devel] [PATCH 05/16] pseries: Use #define for XICS base irq number
Date: Tue, 30 Oct 2012 14:25:01 +1100 [thread overview]
Message-ID: <1351567512-17278-6-git-send-email-david@gibson.dropbear.id.au> (raw)
In-Reply-To: <1351567512-17278-1-git-send-email-david@gibson.dropbear.id.au>
From: Ben Herrenschmidt <benh@kernel.crashing.org>
Currently the lowest "real" irq number for the XICS irq controller (as
opposed to numbers reserved for IPIs and other special purposes) is
hard coded as 16 in two places - in xics_system_init() and in spapr.c.
As well as being generally bad practice, we're going to need to change this
number soon to fit in with the in-kernel XICS implementation. This patch
adds a #define for this number to avoid future breakage.
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Signed-off-by: Ben Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
---
hw/spapr.c | 2 +-
hw/xics.c | 2 +-
hw/xics.h | 1 +
3 files changed, 3 insertions(+), 2 deletions(-)
diff --git a/hw/spapr.c b/hw/spapr.c
index 8d0ad3c..81c49dc 100644
--- a/hw/spapr.c
+++ b/hw/spapr.c
@@ -799,7 +799,7 @@ static void ppc_spapr_init(QEMUMachineInitArgs *args)
/* Set up Interrupt Controller */
spapr->icp = xics_system_init(XICS_IRQS);
- spapr->next_irq = 16;
+ spapr->next_irq = XICS_IRQ_BASE;
/* Set up EPOW events infrastructure */
spapr_events_init(spapr);
diff --git a/hw/xics.c b/hw/xics.c
index 7a899dd..db01fe3 100644
--- a/hw/xics.c
+++ b/hw/xics.c
@@ -548,7 +548,7 @@ struct icp_state *xics_system_init(int nr_irqs)
ics = g_malloc0(sizeof(*ics));
ics->nr_irqs = nr_irqs;
- ics->offset = 16;
+ ics->offset = XICS_IRQ_BASE;
ics->irqs = g_malloc0(nr_irqs * sizeof(struct ics_irq_state));
icp->ics = ics;
diff --git a/hw/xics.h b/hw/xics.h
index 6817268..c3bf008 100644
--- a/hw/xics.h
+++ b/hw/xics.h
@@ -28,6 +28,7 @@
#define __XICS_H__
#define XICS_IPI 0x2
+#define XICS_IRQ_BASE 0x10
struct icp_state;
--
1.7.10.4
next prev parent reply other threads:[~2012-10-30 3:24 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-10-30 3:24 [Qemu-devel] [0/16] pseries and PPC pending patches David Gibson
2012-10-30 3:24 ` [Qemu-devel] [PATCH 01/16] Revert "PPC: pseries: Remove hack for PIO window" David Gibson
2012-10-30 3:24 ` [Qemu-devel] [PATCH 02/16] target-ppc: Rework storage of VPA registration state David Gibson
2012-11-01 10:10 ` Alexander Graf
2012-11-02 2:07 ` [Qemu-devel] [Qemu-ppc] " David Gibson
2012-10-30 3:24 ` [Qemu-devel] [PATCH 03/16] target-ppc: Extend FPU state for newer POWER CPUs David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 04/16] pseries: Clean up inconsistent variable name in xics.c David Gibson
2012-10-30 3:25 ` David Gibson [this message]
2012-11-01 10:15 ` [Qemu-devel] [PATCH 05/16] pseries: Use #define for XICS base irq number Alexander Graf
2012-11-02 2:12 ` David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 06/16] pseries: Cleanup duplications of ics_valid_irq() code David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 07/16] pseries: Move XICS initialization before cpu initialization David Gibson
2012-11-01 10:22 ` Alexander Graf
2012-10-30 3:25 ` [Qemu-devel] [PATCH 08/16] pseries: Return the token when we register an RTAS call David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 09/16] pseries: Allow RTAS tokens without a qemu handler David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 10/16] pseries: Add tracepoints to the XICS interrupt controller David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 11/16] pseries: Split xics irq configuration from state information David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 12/16] target-pcc: Convert ppcemb_tlb_t to use fixed 64-bit RPN David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 13/16] pseries: Implement PAPR NVRAM David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 14/16] pseries: Update SLOF for NVRAM support David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 15/16] pseries: Fix bug in PCI MSI allocation David Gibson
2012-10-30 3:25 ` [Qemu-devel] [PATCH 16/16] pseries: Generate unique LIOBNs for PCI host bridges David Gibson
2012-11-01 10:26 ` [Qemu-devel] [0/16] pseries and PPC pending patches Alexander Graf
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1351567512-17278-6-git-send-email-david@gibson.dropbear.id.au \
--to=david@gibson.dropbear.id.au \
--cc=agraf@suse.de \
--cc=michael@ellerman.id.au \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).