qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Alexander Graf <agraf@suse.de>
To: "qemu-ppc@nongnu.org List" <qemu-ppc@nongnu.org>
Cc: qemu-devel qemu-devel <qemu-devel@nongnu.org>
Subject: [Qemu-devel] [PATCH 13/21] openpic: remove irq_out
Date: Thu, 13 Dec 2012 13:02:20 +0100	[thread overview]
Message-ID: <1355400148-26383-14-git-send-email-agraf@suse.de> (raw)
In-Reply-To: <1355400148-26383-1-git-send-email-agraf@suse.de>

The current openpic emulation contains half-ready code for bypass mode.
Remove it, so that when someone wants to finish it they can start from a
clean state.

Signed-off-by: Alexander Graf <agraf@suse.de>
---
 hw/openpic.c      |    8 ++------
 hw/openpic.h      |    4 ++--
 hw/ppc/e500.c     |    2 +-
 hw/ppc_newworld.c |    2 +-
 4 files changed, 6 insertions(+), 10 deletions(-)

diff --git a/hw/openpic.c b/hw/openpic.c
index d5c2705..5116b3e 100644
--- a/hw/openpic.c
+++ b/hw/openpic.c
@@ -237,8 +237,6 @@ typedef struct OpenPICState {
         uint32_t ticc;  /* Global timer current count register */
         uint32_t tibc;  /* Global timer base count register */
     } timers[MAX_TMR];
-    /* IRQ out is used when in bypass mode (not implemented) */
-    qemu_irq irq_out;
     int max_irq;
     int irq_ipi0;
     int irq_tim0;
@@ -1051,7 +1049,7 @@ static void openpic_irq_raise(OpenPICState *opp, int n_CPU, IRQ_src_t *src)
 }
 
 qemu_irq *openpic_init (MemoryRegion **pmem, int nb_cpus,
-                        qemu_irq **irqs, qemu_irq irq_out)
+                        qemu_irq **irqs)
 {
     OpenPICState *opp;
     int i;
@@ -1100,7 +1098,6 @@ qemu_irq *openpic_init (MemoryRegion **pmem, int nb_cpus,
 
     for (i = 0; i < nb_cpus; i++)
         opp->dst[i].irqs = irqs[i];
-    opp->irq_out = irq_out;
 
     register_savevm(&opp->pci_dev.qdev, "openpic", 0, 2,
                     openpic_save, openpic_load, opp);
@@ -1113,7 +1110,7 @@ qemu_irq *openpic_init (MemoryRegion **pmem, int nb_cpus,
 }
 
 qemu_irq *mpic_init (MemoryRegion *address_space, hwaddr base,
-                     int nb_cpus, qemu_irq **irqs, qemu_irq irq_out)
+                     int nb_cpus, qemu_irq **irqs)
 {
     OpenPICState    *mpp;
     int           i;
@@ -1159,7 +1156,6 @@ qemu_irq *mpic_init (MemoryRegion *address_space, hwaddr base,
 
     for (i = 0; i < nb_cpus; i++)
         mpp->dst[i].irqs = irqs[i];
-    mpp->irq_out = irq_out;
 
     /* Enable critical interrupt support */
     mpp->flags |= OPENPIC_FLAG_IDE_CRIT;
diff --git a/hw/openpic.h b/hw/openpic.h
index 1232d10..8a68f20 100644
--- a/hw/openpic.h
+++ b/hw/openpic.h
@@ -15,7 +15,7 @@ enum {
 #define OPENPIC_FLAG_IDE_CRIT    (1 << 0)
 
 qemu_irq *openpic_init (MemoryRegion **pmem, int nb_cpus,
-                        qemu_irq **irqs, qemu_irq irq_out);
+                        qemu_irq **irqs);
 qemu_irq *mpic_init (MemoryRegion *address_space, hwaddr base,
-                     int nb_cpus, qemu_irq **irqs, qemu_irq irq_out);
+                     int nb_cpus, qemu_irq **irqs);
 #endif /* __OPENPIC_H__ */
diff --git a/hw/ppc/e500.c b/hw/ppc/e500.c
index f3e97d8..3f6d58c 100644
--- a/hw/ppc/e500.c
+++ b/hw/ppc/e500.c
@@ -493,7 +493,7 @@ void ppce500_init(PPCE500Params *params)
 
     /* MPIC */
     mpic = mpic_init(ccsr_addr_space, MPC8544_MPIC_REGS_OFFSET,
-                     smp_cpus, irqs, NULL);
+                     smp_cpus, irqs);
 
     if (!mpic) {
         cpu_abort(env, "MPIC failed to initialize\n");
diff --git a/hw/ppc_newworld.c b/hw/ppc_newworld.c
index 664747e..b9c2cd8 100644
--- a/hw/ppc_newworld.c
+++ b/hw/ppc_newworld.c
@@ -320,7 +320,7 @@ static void ppc_core99_init(QEMUMachineInitArgs *args)
             exit(1);
         }
     }
-    pic = openpic_init(&pic_mem, smp_cpus, openpic_irqs, NULL);
+    pic = openpic_init(&pic_mem, smp_cpus, openpic_irqs);
     if (PPC_INPUT(env) == PPC_FLAGS_INPUT_970) {
         /* 970 gets a U3 bus */
         pci_bus = pci_pmac_u3_init(pic, get_system_memory(), get_system_io());
-- 
1.6.0.2

  parent reply	other threads:[~2012-12-13 12:03 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2012-12-13 12:02 [Qemu-devel] [PATCH 00/21] OpenPIC refactoring and MSI support v3 Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 01/21] openpic: Remove unused code Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 02/21] mpic: Unify numbering scheme Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 03/21] openpic: update to proper memory api Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 04/21] openpic: combine mpic and openpic src handlers Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 05/21] openpic: Convert subregions to memory api Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 06/21] openpic: combine mpic and openpic irq raise functions Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 07/21] openpic: merge mpic and openpic timer handling Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 08/21] openpic: combine openpic and mpic reset functions Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 09/21] openpic: unify memory api subregions Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 10/21] openpic: remove unused type variable Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 11/21] openpic: convert simple reg operations to builtin bitops Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 12/21] openpic: rename openpic_t to OpenPICState Alexander Graf
2012-12-13 12:02 ` Alexander Graf [this message]
2012-12-13 12:02 ` [Qemu-devel] [PATCH 14/21] openpic: convert to qdev Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 15/21] openpic: make brr1 model specific Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 16/21] openpic: add Shared MSI support Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 17/21] PPC: e500: Add " Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 18/21] PPC: e500: Declare pci bridge as bridge Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 19/21] MSI-X: Fix endianness Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 20/21] openpic: fix minor coding style issues Alexander Graf
2012-12-13 12:02 ` [Qemu-devel] [PATCH 21/21] openpic: Accelerate pending irq search Alexander Graf

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1355400148-26383-14-git-send-email-agraf@suse.de \
    --to=agraf@suse.de \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-ppc@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).