qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Scott Wood <scottwood@freescale.com>
To: Alexander Graf <agraf@suse.de>
Cc: Scott Wood <scottwood@freescale.com>,
	qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Subject: [Qemu-devel] [PATCH 01/15] openpic: fix debug prints
Date: Fri, 21 Dec 2012 20:15:38 -0600	[thread overview]
Message-ID: <1356142552-13453-2-git-send-email-scottwood@freescale.com> (raw)
In-Reply-To: <1356142552-13453-1-git-send-email-scottwood@freescale.com>

Fix various format errors when debug prints are enabled.  Also
cause error checking to happen even when debug prints are not
enabled, and consistently use 0x for hex output.

Signed-off-by: Scott Wood <scottwood@freescale.com>
---
 hw/openpic.c |   40 ++++++++++++++++++++++++----------------
 1 file changed, 24 insertions(+), 16 deletions(-)

diff --git a/hw/openpic.c b/hw/openpic.c
index 93e8208..72a5bc9 100644
--- a/hw/openpic.c
+++ b/hw/openpic.c
@@ -45,7 +45,11 @@
 #ifdef DEBUG_OPENPIC
 #define DPRINTF(fmt, ...) do { printf(fmt , ## __VA_ARGS__); } while (0)
 #else
-#define DPRINTF(fmt, ...) do { } while (0)
+#define DPRINTF(fmt, ...) do { \
+        if (0) { \
+            printf(fmt , ## __VA_ARGS__); \
+        } \
+    } while (0)
 #endif
 
 #define MAX_CPU     15
@@ -421,7 +425,7 @@ static void openpic_set_irq(void *opaque, int n_IRQ, int level)
     IRQ_src_t *src;
 
     src = &opp->src[n_IRQ];
-    DPRINTF("openpic: set irq %d = %d ipvp=%08x\n",
+    DPRINTF("openpic: set irq %d = %d ipvp=0x%08x\n",
             n_IRQ, level, src->ipvp);
     if (src->ipvp & IPVP_SENSE_MASK) {
         /* level-sensitive irq */
@@ -511,7 +515,8 @@ static void openpic_gbl_write(void *opaque, hwaddr addr, uint64_t val,
     IRQ_dst_t *dst;
     int idx;
 
-    DPRINTF("%s: addr " TARGET_FMT_plx " <= %08x\n", __func__, addr, val);
+    DPRINTF("%s: addr %#" HWADDR_PRIx " <= 0x%08" PRIx64 "\n",
+            __func__, addr, val);
     if (addr & 0xF)
         return;
     switch (addr) {
@@ -573,7 +578,7 @@ static uint64_t openpic_gbl_read(void *opaque, hwaddr addr, unsigned len)
     OpenPICState *opp = opaque;
     uint32_t retval;
 
-    DPRINTF("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
+    DPRINTF("%s: addr %#" HWADDR_PRIx "\n", __func__, addr);
     retval = 0xFFFFFFFF;
     if (addr & 0xF)
         return retval;
@@ -619,7 +624,7 @@ static uint64_t openpic_gbl_read(void *opaque, hwaddr addr, unsigned len)
     default:
         break;
     }
-    DPRINTF("%s: => %08x\n", __func__, retval);
+    DPRINTF("%s: => 0x%08x\n", __func__, retval);
 
     return retval;
 }
@@ -630,7 +635,8 @@ static void openpic_tmr_write(void *opaque, hwaddr addr, uint64_t val,
     OpenPICState *opp = opaque;
     int idx;
 
-    DPRINTF("%s: addr %08x <= %08x\n", __func__, addr, val);
+    DPRINTF("%s: addr %#" HWADDR_PRIx " <= 0x%08" PRIx64 "\n",
+            __func__, addr, val);
     if (addr & 0xF)
         return;
     idx = (addr >> 6) & 0x3;
@@ -667,7 +673,7 @@ static uint64_t openpic_tmr_read(void *opaque, hwaddr addr, unsigned len)
     uint32_t retval = -1;
     int idx;
 
-    DPRINTF("%s: addr %08x\n", __func__, addr);
+    DPRINTF("%s: addr %#" HWADDR_PRIx "\n", __func__, addr);
     if (addr & 0xF) {
         goto out;
     }
@@ -693,7 +699,7 @@ static uint64_t openpic_tmr_read(void *opaque, hwaddr addr, unsigned len)
     }
 
 out:
-    DPRINTF("%s: => %08x\n", __func__, retval);
+    DPRINTF("%s: => 0x%08x\n", __func__, retval);
 
     return retval;
 }
@@ -704,7 +710,8 @@ static void openpic_src_write(void *opaque, hwaddr addr, uint64_t val,
     OpenPICState *opp = opaque;
     int idx;
 
-    DPRINTF("%s: addr %08x <= %08x\n", __func__, addr, val);
+    DPRINTF("%s: addr %#" HWADDR_PRIx " <= 0x%08" PRIx64 "\n",
+            __func__, addr, val);
     if (addr & 0xF)
         return;
     addr = addr & 0xFFF0;
@@ -724,7 +731,7 @@ static uint64_t openpic_src_read(void *opaque, uint64_t addr, unsigned len)
     uint32_t retval;
     int idx;
 
-    DPRINTF("%s: addr %08x\n", __func__, addr);
+    DPRINTF("%s: addr %#" HWADDR_PRIx "\n", __func__, addr);
     retval = 0xFFFFFFFF;
     if (addr & 0xF)
         return retval;
@@ -737,7 +744,7 @@ static uint64_t openpic_src_read(void *opaque, uint64_t addr, unsigned len)
         /* EXVP / IFEVP / IEEVP */
         retval = read_IRQreg_ipvp(opp, idx);
     }
-    DPRINTF("%s: => %08x\n", __func__, retval);
+    DPRINTF("%s: => 0x%08x\n", __func__, retval);
 
     return retval;
 }
@@ -749,7 +756,8 @@ static void openpic_msi_write(void *opaque, hwaddr addr, uint64_t val,
     int idx = opp->irq_msi;
     int srs, ibs;
 
-    DPRINTF("%s: addr " TARGET_FMT_plx " <= %08x\n", __func__, addr, val);
+    DPRINTF("%s: addr %#" HWADDR_PRIx " <= 0x%08" PRIx64 "\n",
+            __func__, addr, val);
     if (addr & 0xF) {
         return;
     }
@@ -774,7 +782,7 @@ static uint64_t openpic_msi_read(void *opaque, hwaddr addr, unsigned size)
     uint64_t r = 0;
     int i, srs;
 
-    DPRINTF("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
+    DPRINTF("%s: addr %#" HWADDR_PRIx "\n", __func__, addr);
     if (addr & 0xF) {
         return -1;
     }
@@ -812,7 +820,7 @@ static void openpic_cpu_write_internal(void *opaque, hwaddr addr,
     IRQ_dst_t *dst;
     int s_IRQ, n_IRQ;
 
-    DPRINTF("%s: cpu %d addr " TARGET_FMT_plx " <= %08x\n", __func__, idx,
+    DPRINTF("%s: cpu %d addr %#" HWADDR_PRIx " <= 0x%08x\n", __func__, idx,
             addr, val);
 
     if (idx < 0) {
@@ -882,7 +890,7 @@ static uint32_t openpic_cpu_read_internal(void *opaque, hwaddr addr,
     uint32_t retval;
     int n_IRQ;
 
-    DPRINTF("%s: cpu %d addr " TARGET_FMT_plx "\n", __func__, idx, addr);
+    DPRINTF("%s: cpu %d addr %#" HWADDR_PRIx "\n", __func__, idx, addr);
     retval = 0xFFFFFFFF;
 
     if (idx < 0) {
@@ -949,7 +957,7 @@ static uint32_t openpic_cpu_read_internal(void *opaque, hwaddr addr,
     default:
         break;
     }
-    DPRINTF("%s: => %08x\n", __func__, retval);
+    DPRINTF("%s: => 0x%08x\n", __func__, retval);
 
     return retval;
 }
-- 
1.7.9.5

  reply	other threads:[~2012-12-22  2:16 UTC|newest]

Thread overview: 47+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2012-12-22  2:15 [Qemu-devel] [PATCH 00/15] openpic: cleanups and fixes Scott Wood
2012-12-22  2:15 ` Scott Wood [this message]
2013-01-03 17:31   ` [Qemu-devel] [PATCH 01/15] openpic: fix debug prints Alexander Graf
2013-01-03 19:41     ` Scott Wood
2012-12-22  2:15 ` [Qemu-devel] [PATCH 02/15] openpic: lower interrupt when reading the MSI register Scott Wood
2013-01-03 17:52   ` Alexander Graf
2012-12-22  2:15 ` [Qemu-devel] [PATCH 03/15] openpic: fix sense and priority bits Scott Wood
2013-01-03 17:51   ` Alexander Graf
2013-01-03 20:12     ` Scott Wood
2012-12-22  2:15 ` [Qemu-devel] [PATCH 04/15] ppc/booke: fix crit/mcheck/debug exceptions Scott Wood
2013-01-03 17:57   ` Alexander Graf
2012-12-22  2:15 ` [Qemu-devel] [PATCH 05/15] openpic: make register names correspond better with hw docs Scott Wood
2013-01-03 18:18   ` Alexander Graf
2012-12-22  2:15 ` [Qemu-devel] [PATCH 06/15] openpic: rework critical interrupt support Scott Wood
2013-01-03 18:31   ` Alexander Graf
2013-01-03 23:07     ` Scott Wood
2013-01-04  8:04       ` Alexander Graf
2013-01-04 20:46       ` [Qemu-devel] [Qemu-ppc] " Blue Swirl
2013-01-04 20:49         ` Scott Wood
2013-01-04 21:17           ` Blue Swirl
2013-01-04 21:25             ` Scott Wood
2012-12-22  2:15 ` [Qemu-devel] [PATCH 07/15] openpic: make ctpr signed Scott Wood
2013-01-03 18:33   ` Alexander Graf
2012-12-22  2:15 ` [Qemu-devel] [PATCH 08/15] openpic/fsl: critical interrupts ignore mask before v4.1 Scott Wood
2013-01-03 18:37   ` Alexander Graf
2012-12-22  2:15 ` [Qemu-devel] [PATCH 09/15] openpic: always call IRQ_check from IRQ_get_next Scott Wood
2013-01-03 18:42   ` Alexander Graf
2013-01-03 20:09     ` Scott Wood
2012-12-22  2:15 ` [Qemu-devel] [PATCH 10/15] Revert "openpic: Accelerate pending irq search" Scott Wood
2012-12-22  2:15 ` [Qemu-devel] [PATCH 11/15] openpic: use standard bitmap operations Scott Wood
2013-01-03 18:49   ` Alexander Graf
2012-12-22  2:15 ` [Qemu-devel] [PATCH 12/15] openpic: IRQ_check: search the queue a word at a time Scott Wood
2013-01-03 18:53   ` Alexander Graf
2013-01-03 20:07     ` Scott Wood
2013-01-03 20:31       ` Alexander Graf
2013-01-03 20:32         ` Scott Wood
2013-01-03 20:57           ` Alexander Graf
2013-01-03 21:52             ` Scott Wood
2012-12-22  2:15 ` [Qemu-devel] [PATCH 13/15] openpic: add some bounds checking for IRQ numbers Scott Wood
2013-01-03 18:55   ` Alexander Graf
2013-01-03 19:54     ` [Qemu-devel] [Qemu-ppc] " Scott Wood
2013-01-03 21:07       ` Alexander Graf
2013-01-03 21:20         ` Scott Wood
2012-12-22  2:15 ` [Qemu-devel] [PATCH 14/15] openpic: move IACK to its own function Scott Wood
2013-01-03 18:59   ` Alexander Graf
2012-12-22  2:15 ` [Qemu-devel] [PATCH 15/15] openpic: fix CTPR and de-assertion of interrupts Scott Wood
2013-01-03 19:00   ` Alexander Graf

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1356142552-13453-2-git-send-email-scottwood@freescale.com \
    --to=scottwood@freescale.com \
    --cc=agraf@suse.de \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-ppc@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).