From: "Andreas Färber" <afaerber@suse.de>
To: qemu-devel@nongnu.org
Cc: "Peter Maydell" <peter.maydell@linaro.org>,
"Eduardo Habkost" <ehabkost@redhat.com>,
"Alexander Graf" <agraf@suse.de>,
"Blue Swirl" <blauwirbel@gmail.com>,
"Michael Walle" <michael@walle.cc>,
qemu-ppc@nongnu.org, "Anthony Liguori" <anthony@codemonkey.ws>,
"Igor Mammedov" <imammedo@redhat.com>,
"Andreas Färber" <afaerber@suse.de>
Subject: [Qemu-devel] [PULL 00/17] QOM CPUState patch queue 2013-03-12
Date: Tue, 12 Mar 2013 10:49:01 +0100 [thread overview]
Message-ID: <1363081758-12913-1-git-send-email-afaerber@suse.de> (raw)
Hello,
This is my current QOM CPU patch queue. Please pull.
It includes:
* qemu_get_cpu() bugfix and more uses,
* sh4 CPU subclasses,
* declarative VMStateDescription for CPUState,
* x86 CPU VMState conversion to CPUState,
* CPUState field movements and do_interrupt callback.
I am mostly unavailable this week and am sending this out to avoid further
conflicts and rebases.
Regards,
Andreas
Cc: Anthony Liguori <anthony@codemonkey.ws>
Cc: Blue Swirl <blauwirbel@gmail.com>
Cc: Eduardo Habkost <ehabkost@redhat.com>
Cc: Igor Mammedov <imammedo@redhat.com>
Cc: Peter Maydell <peter.maydell@linaro.org>
Cc: Michael Walle <michael@walle.cc>
Cc: Alexander Graf <agraf@suse.de>
Cc: qemu-ppc@nongnu.org
The following changes since commit fe3cc14fd83e0c8f376d849ccd0fc3433388442d:
Merge remote-tracking branch 'quintela/migration.next' into staging (2013-03-11 08:30:34 -0500)
are available in the git repository at:
git://github.com/afaerber/qemu-cpu.git qom-cpu
for you to fetch changes up to 0ad6773f1151c9e172b0b714aada78655dda4cf4:
target-lm32: Update VMStateDescription to LM32CPU (2013-03-12 10:35:55 +0100)
----------------------------------------------------------------
Andreas Färber (16):
monitor: Use qemu_get_cpu() in monitor_set_cpu()
cpus: Replace open-coded CPU loop in qmp_memsave() with qemu_get_cpu()
target-sh4: Introduce SuperHCPU subclasses
target-sh4: Move PVR/PRR/CVR into SuperHCPUClass
vmstate: Make vmstate_register() static inline
stubs: Add a vmstate_dummy struct for CONFIG_USER_ONLY
cpu: Register VMStateDescription through CPUState
cpu: Introduce cpu_class_set_vmsd()
target-i386: Update VMStateDescription to X86CPU
target-cris/helper.c: Update Coding Style
cpu: Move halted and interrupt_request fields to CPUState
exec: Pass CPUState to cpu_reset_interrupt()
cpu: Pass CPUState to cpu_interrupt()
cpu: Replace do_interrupt() by CPUClass::do_interrupt method
target-arm: Override do_interrupt for ARMv7-M profile
target-lm32: Update VMStateDescription to LM32CPU
Igor Mammedov (1):
cpu: Fix qemu_get_cpu() to return NULL if CPU not found
cpu-exec.c | 70 ++++---
cpus.c | 17 +-
exec.c | 30 +--
gdbstub.c | 2 +-
hw/alpha_typhoon.c | 18 +-
hw/apic.c | 25 +--
hw/arm/omap1.c | 11 +-
hw/arm/pic_cpu.c | 20 +-
hw/arm/pxa2xx.c | 7 +-
hw/arm/pxa2xx_gpio.c | 5 +-
hw/arm/pxa2xx_pic.c | 13 +-
hw/cris/pic_cpu.c | 14 +-
hw/i386/pc.c | 14 +-
hw/i386/pc_piix.c | 3 +-
hw/i386/xen_machine_pv.c | 6 +-
hw/lm32/lm32_boards.c | 9 +-
hw/lm32/milkymist.c | 9 +-
hw/lpc_ich9.c | 2 +-
hw/microblaze/pic_cpu.c | 15 +-
hw/mips/mips_int.c | 10 +-
hw/openrisc/cputimer.c | 4 +-
hw/openrisc/pic_cpu.c | 5 +-
hw/ppc/e500.c | 10 +-
hw/ppc/ppc.c | 34 +--
hw/ppc/ppc405_uc.c | 4 +-
hw/ppc/ppce500_spin.c | 2 +-
hw/ppc/spapr.c | 10 +-
hw/ppc/spapr_hcall.c | 2 +-
hw/ppc/spapr_rtas.c | 6 +-
hw/s390x/s390-virtio.c | 14 +-
hw/sh4/sh7750.c | 10 +-
hw/sh_intc.c | 14 +-
hw/sparc/leon3.c | 12 +-
hw/sparc/sun4m.c | 35 ++--
hw/sparc64/sun4u.c | 26 ++-
hw/unicore32/puv3.c | 10 +-
hw/xtensa/pic_cpu.c | 12 +-
include/exec/cpu-all.h | 15 --
include/exec/cpu-defs.h | 2 -
include/migration/vmstate.h | 16 +-
include/qom/cpu.h | 63 ++++++
kvm-all.c | 6 +-
monitor.c | 13 +-
qom/cpu.c | 7 +
savevm.c | 7 -
stubs/vmstate.c | 2 +
target-alpha/cpu-qom.h | 2 +
target-alpha/cpu.c | 1 +
target-alpha/cpu.h | 5 +-
target-alpha/helper.c | 4 +-
target-alpha/translate.c | 3 +-
target-arm/cpu-qom.h | 3 +
target-arm/cpu.c | 15 +-
target-arm/cpu.h | 5 +-
target-arm/helper.c | 23 ++-
target-arm/op_helper.c | 4 +-
target-cris/cpu-qom.h | 2 +
target-cris/cpu.c | 1 +
target-cris/cpu.h | 5 +-
target-cris/helper.c | 402 ++++++++++++++++++------------------
target-cris/translate.c | 3 +-
target-i386/cpu-qom.h | 10 +
target-i386/cpu.c | 5 +-
target-i386/cpu.h | 25 ++-
target-i386/helper.c | 18 +-
target-i386/kvm.c | 50 ++---
target-i386/machine.c | 215 ++++++++++---------
target-i386/misc_helper.c | 21 +-
target-i386/seg_helper.c | 5 +-
target-i386/svm_helper.c | 9 +-
target-lm32/cpu-qom.h | 6 +
target-lm32/cpu.c | 3 +
target-lm32/cpu.h | 7 +-
target-lm32/helper.c | 5 +-
target-lm32/machine.c | 25 +--
target-lm32/op_helper.c | 4 +-
target-m68k/cpu-qom.h | 2 +
target-m68k/cpu.c | 1 +
target-m68k/cpu.h | 5 +-
target-m68k/helper.c | 10 +-
target-m68k/op_helper.c | 14 +-
target-m68k/qregs.def | 1 -
target-m68k/translate.c | 8 +-
target-microblaze/cpu-qom.h | 2 +
target-microblaze/cpu.c | 1 +
target-microblaze/cpu.h | 5 +-
target-microblaze/helper.c | 9 +-
target-mips/cpu-qom.h | 2 +
target-mips/cpu.c | 2 +
target-mips/cpu.h | 5 +-
target-mips/helper.c | 5 +-
target-mips/op_helper.c | 23 ++-
target-mips/translate.c | 4 +-
target-openrisc/cpu.c | 1 +
target-openrisc/cpu.h | 6 +-
target-openrisc/interrupt.c | 4 +-
target-openrisc/interrupt_helper.c | 3 +-
target-openrisc/sys_helper.c | 3 +-
target-ppc/cpu-qom.h | 2 +
target-ppc/cpu.h | 6 +-
target-ppc/excp_helper.c | 34 ++-
target-ppc/helper_regs.h | 11 +-
target-ppc/kvm.c | 16 +-
target-ppc/translate.c | 3 +-
target-ppc/translate_init.c | 1 +
target-s390x/cpu-qom.h | 2 +
target-s390x/cpu.c | 9 +-
target-s390x/cpu.h | 12 +-
target-s390x/helper.c | 19 +-
target-sh4/cpu-qom.h | 15 ++
target-sh4/cpu.c | 181 +++++++++++++++-
target-sh4/cpu.h | 8 +-
target-sh4/helper.c | 13 +-
target-sh4/op_helper.c | 4 +-
target-sh4/translate.c | 84 --------
target-sparc/cpu-qom.h | 2 +
target-sparc/cpu.c | 2 +
target-sparc/cpu.h | 6 +-
target-sparc/helper.c | 4 +-
target-sparc/int32_helper.c | 4 +-
target-sparc/int64_helper.c | 4 +-
target-unicore32/cpu-qom.h | 2 +
target-unicore32/cpu.c | 1 +
target-unicore32/cpu.h | 5 +-
target-unicore32/helper.c | 5 +-
target-unicore32/softmmu.c | 6 +-
target-xtensa/cpu-qom.h | 2 +
target-xtensa/cpu.c | 1 +
target-xtensa/cpu.h | 1 -
target-xtensa/helper.c | 5 +-
target-xtensa/op_helper.c | 5 +-
translate-all.c | 18 +-
xen-all.c | 10 +-
133 Dateien geändert, 1268 Zeilen hinzugefügt(+), 878 Zeilen entfernt(-)
next reply other threads:[~2013-03-12 9:49 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-03-12 9:49 Andreas Färber [this message]
2013-03-12 9:49 ` [Qemu-devel] [PATCH 01/17] cpu: Fix qemu_get_cpu() to return NULL if CPU not found Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 02/17] monitor: Use qemu_get_cpu() in monitor_set_cpu() Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 03/17] cpus: Replace open-coded CPU loop in qmp_memsave() with qemu_get_cpu() Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 04/17] target-sh4: Introduce SuperHCPU subclasses Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 05/17] target-sh4: Move PVR/PRR/CVR into SuperHCPUClass Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 06/17] vmstate: Make vmstate_register() static inline Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 07/17] stubs: Add a vmstate_dummy struct for CONFIG_USER_ONLY Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 08/17] cpu: Register VMStateDescription through CPUState Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 09/17] cpu: Introduce cpu_class_set_vmsd() Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 10/17] target-i386: Update VMStateDescription to X86CPU Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 11/17] target-cris/helper.c: Update Coding Style Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 12/17] cpu: Move halted and interrupt_request fields to CPUState Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 13/17] exec: Pass CPUState to cpu_reset_interrupt() Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 14/17] cpu: Pass CPUState to cpu_interrupt() Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 15/17] cpu: Replace do_interrupt() by CPUClass::do_interrupt method Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 16/17] target-arm: Override do_interrupt for ARMv7-M profile Andreas Färber
2013-03-12 9:49 ` [Qemu-devel] [PATCH 17/17] target-lm32: Update VMStateDescription to LM32CPU Andreas Färber
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1363081758-12913-1-git-send-email-afaerber@suse.de \
--to=afaerber@suse.de \
--cc=agraf@suse.de \
--cc=anthony@codemonkey.ws \
--cc=blauwirbel@gmail.com \
--cc=ehabkost@redhat.com \
--cc=imammedo@redhat.com \
--cc=michael@walle.cc \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).