* [Qemu-devel] [PATCH] ich9: update sci on gpe write
@ 2013-07-03 10:09 Hu Tao
0 siblings, 0 replies; only message in thread
From: Hu Tao @ 2013-07-03 10:09 UTC (permalink / raw)
To: qemu-devel
Signed-off-by: Hu Tao <hutao@cn.fujitsu.com>
---
hw/acpi/ich9.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/hw/acpi/ich9.c b/hw/acpi/ich9.c
index 4a17f32..8dc5300 100644
--- a/hw/acpi/ich9.c
+++ b/hw/acpi/ich9.c
@@ -79,6 +79,7 @@ static void ich9_gpe_writeb(void *opaque, hwaddr addr, uint64_t val,
{
ICH9LPCPMRegs *pm = opaque;
acpi_gpe_ioport_writeb(&pm->acpi_regs, addr, val);
+ pm_update_sci(pm);
}
static const MemoryRegionOps ich9_gpe_ops = {
--
1.8.3.1
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2013-07-03 10:10 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2013-07-03 10:09 [Qemu-devel] [PATCH] ich9: update sci on gpe write Hu Tao
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).