From: "Michael S. Tsirkin" <mst@redhat.com>
To: qemu-devel@nongnu.org, Anthony Liguori <anthony@codemonkey.ws>
Cc: peter.maydell@linaro.org, imammedo@redhat.com, mst@redhat.com,
kraxel@redhat.com, marcel.a@redhat.com
Subject: [Qemu-devel] [PULL v2 07/39] hw/vmxnet3: set interrupts using pci irq wrappers
Date: Tue, 15 Oct 2013 09:30:25 +0300 [thread overview]
Message-ID: <1381818560-18367-8-git-send-email-mst@redhat.com> (raw)
In-Reply-To: <1381818560-18367-1-git-send-email-mst@redhat.com>
From: Marcel Apfelbaum <marcel.a@redhat.com>
pci_set_irq uses PCI_INTERRUPT_PIN config register
to compute device INTx pin to assert/deassert.
An assert is used to ensure that intx received
from the quest OS corresponds to PCI_INTERRUPT_PIN.
Signed-off-by: Marcel Apfelbaum <marcel.a@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
---
hw/net/vmxnet3.c | 13 +++++++++++--
1 file changed, 11 insertions(+), 2 deletions(-)
diff --git a/hw/net/vmxnet3.c b/hw/net/vmxnet3.c
index 49c2466..19687aa 100644
--- a/hw/net/vmxnet3.c
+++ b/hw/net/vmxnet3.c
@@ -336,7 +336,7 @@ static bool _vmxnet3_assert_interrupt_line(VMXNET3State *s, uint32_t int_idx)
}
VMW_IRPRN("Asserting line for interrupt %u", int_idx);
- qemu_set_irq(d->irq[int_idx], 1);
+ pci_irq_assert(d);
return true;
}
@@ -356,7 +356,7 @@ static void _vmxnet3_deassert_interrupt_line(VMXNET3State *s, int lidx)
assert(!s->msi_used || !msi_enabled(d));
VMW_IRPRN("Deasserting line for interrupt %u", lidx);
- qemu_set_irq(d->irq[lidx], 0);
+ pci_irq_deassert(d);
}
static void vmxnet3_update_interrupt_line_state(VMXNET3State *s, int lidx)
@@ -1299,6 +1299,12 @@ static void vmxnet3_update_features(VMXNET3State *s)
}
}
+static bool vmxnet3_verify_intx(VMXNET3State *s, int intx)
+{
+ return s->msix_used || s->msi_used || (intx ==
+ (pci_get_byte(s->parent_obj.config + PCI_INTERRUPT_PIN) - 1));
+}
+
static void vmxnet3_activate_device(VMXNET3State *s)
{
int i;
@@ -1332,6 +1338,7 @@ static void vmxnet3_activate_device(VMXNET3State *s)
s->event_int_idx =
VMXNET3_READ_DRV_SHARED8(s->drv_shmem, devRead.intrConf.eventIntrIdx);
+ assert(vmxnet3_verify_intx(s, s->event_int_idx));
VMW_CFPRN("Events interrupt line is %u", s->event_int_idx);
s->auto_int_masking =
@@ -1364,6 +1371,7 @@ static void vmxnet3_activate_device(VMXNET3State *s)
/* Read interrupt number for this TX queue */
s->txq_descr[i].intr_idx =
VMXNET3_READ_TX_QUEUE_DESCR8(qdescr_pa, conf.intrIdx);
+ assert(vmxnet3_verify_intx(s, s->txq_descr[i].intr_idx));
VMW_CFPRN("TX Queue %d interrupt: %d", i, s->txq_descr[i].intr_idx);
@@ -1411,6 +1419,7 @@ static void vmxnet3_activate_device(VMXNET3State *s)
/* Read interrupt number for this RX queue */
s->rxq_descr[i].intr_idx =
VMXNET3_READ_TX_QUEUE_DESCR8(qd_pa, conf.intrIdx);
+ assert(vmxnet3_verify_intx(s, s->rxq_descr[i].intr_idx));
VMW_CFPRN("RX Queue %d interrupt: %d", i, s->rxq_descr[i].intr_idx);
--
MST
next prev parent reply other threads:[~2013-10-15 6:28 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-10-15 6:29 [Qemu-devel] [PULL v2 00/39] pci, pc, acpi fixes, enhancements Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 01/39] memory: Change MemoryRegion priorities from unsigned to signed Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 02/39] docs/memory: Explictly state that MemoryRegion priority is signed Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 03/39] hw/pci: partially handle pci master abort Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 04/39] hw/core: Add interface to allocate and free a single IRQ Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 05/39] hw/pci: add pci wrappers for allocating and asserting irqs Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 06/39] hw/pci-bridge: set PCI_INTERRUPT_PIN register before shpc init Michael S. Tsirkin
2013-10-15 6:30 ` Michael S. Tsirkin [this message]
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 08/39] hw/vfio: set interrupts using pci irq wrappers Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 09/39] hw: " Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 10/39] hw/pcie: AER and hot-plug events must use device's interrupt Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 11/39] hw/pci: removed irq field from PCIDevice Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 12/39] cleanup object.h: include error.h directly Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 13/39] qom: cleanup struct Error references Michael S. Tsirkin
2013-10-15 6:30 ` [Qemu-devel] [PULL v2 14/39] qom: add pointer to int property helpers Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 15/39] pci: fix up w64 size calculation helper Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 16/39] fw_cfg: interface to trigger callback on read Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 17/39] loader: support for unmapped ROM blobs Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 18/39] pcie_host: expose UNMAPPED macro Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 19/39] pcie_host: expose address format Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 20/39] q35: use macro for MCFG property name Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 21/39] q35: expose mmcfg size as a property Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 22/39] i386: add ACPI table files from seabios Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 23/39] acpi: add rules to compile ASL source Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 24/39] acpi: pre-compiled ASL files Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 25/39] acpi: ssdt pcihp: updat generated file Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 26/39] loader: use file path size from fw_cfg.h Michael S. Tsirkin
2013-10-15 6:31 ` [Qemu-devel] [PULL v2 27/39] i386: add bios linker/loader Michael S. Tsirkin
2013-10-15 6:32 ` [Qemu-devel] [PULL v2 28/39] loader: allow adding ROMs in done callbacks Michael S. Tsirkin
2013-10-15 6:32 ` [Qemu-devel] [PULL v2 29/39] i386: define pc guest info Michael S. Tsirkin
2013-10-15 6:32 ` [Qemu-devel] [PULL v2 30/39] acpi/piix: add macros for acpi property names Michael S. Tsirkin
2013-10-15 6:32 ` [Qemu-devel] [PULL v2 31/39] piix: APIs for pc guest info Michael S. Tsirkin
2013-10-15 6:32 ` [Qemu-devel] [PULL v2 32/39] ich9: " Michael S. Tsirkin
2013-10-15 6:32 ` [Qemu-devel] [PULL v2 33/39] pvpanic: add API to access io port Michael S. Tsirkin
2013-10-15 6:32 ` [Qemu-devel] [PULL v2 34/39] hpet: add API to find it Michael S. Tsirkin
2013-10-15 6:32 ` [Qemu-devel] [PULL v2 35/39] acpi: add interface to access user-installed tables Michael S. Tsirkin
2013-10-15 6:33 ` [Qemu-devel] [PULL v2 36/39] pc: use new api to add builtin tables Michael S. Tsirkin
2013-10-15 6:33 ` [Qemu-devel] [PULL v2 37/39] i386: ACPI table generation code from seabios Michael S. Tsirkin
2013-10-15 6:33 ` [Qemu-devel] [PULL v2 38/39] ssdt: fix PBLK length Michael S. Tsirkin
2013-10-15 6:33 ` [Qemu-devel] [PULL v2 39/39] ssdt-proc: update generated file Michael S. Tsirkin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1381818560-18367-8-git-send-email-mst@redhat.com \
--to=mst@redhat.com \
--cc=anthony@codemonkey.ws \
--cc=imammedo@redhat.com \
--cc=kraxel@redhat.com \
--cc=marcel.a@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).