From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Cc: patches@linaro.org, Michael Matz <matz@suse.de>,
Alexander Graf <agraf@suse.de>,
C Fontana <claudio.fontana@linaro.org>,
Dirk Mueller <dmueller@suse.de>,
Laurent Desnogues <laurent.desnogues@gmail.com>,
kvmarm@lists.cs.columbia.edu, Richard Henderson <rth@twiddle.net>
Subject: [Qemu-devel] [PATCH v2 00/12] target-arm: A64 decoder, foundation plus branches
Date: Wed, 4 Dec 2013 19:33:17 +0000 [thread overview]
Message-ID: <1386185609-25505-1-git-send-email-peter.maydell@linaro.org> (raw)
Round two of the first-chunk of A64 decoder work, updated
following code review.
Contents:
* the new decoder skeleton,
* gdbstub support for FP insns
* a patch from me which gives the A64 decoder its own
gen_intermediate_code_internal() loop for simplicity
* the branch related patches from Alex's series, inserted into
the new decoder skeleton
These patches sit on top of the v8 KVM control patchset I posted
last week. You can find a git tree with them here:
git://git.linaro.org/people/pmaydell/qemu-arm.git a64-first-set
web UI:
https://git.linaro.org/gitweb?p=people/pmaydell/qemu-arm.git;a=shortlog;h=refs/heads/a64-first-set
Changes v1->v2:
* fixed a non-prettified insn pattern format in a comment
* flip order of goto_tbs in cond-branch, test&branch, cmp&branch
* read_cpu_reg() now returns a (trashable) TCGv_i64 rather than
requiring one to be passed in
Alexander Graf (7):
target-arm: A64: add set_pc cpu method
target-arm: A64: add stubs for a64 specific helpers
target-arm: A64: add support for B and BL insns
target-arm: A64: add support for BR, BLR and RET insns
target-arm: A64: add support for conditional branches
target-arm: A64: add support for 'test and branch' imm
target-arm: A64: add support for compare and branch imm
Claudio Fontana (2):
target-arm: A64: provide skeleton for a64 insn decoding
target-arm: A64: expand decoding skeleton for system instructions
Peter Maydell (3):
target-arm: Split A64 from A32/T32 gen_intermediate_code_internal()
target-arm: A64: provide functions for accessing FPCR and FPSR
target-arm: Support fp registers in gdb stub
configure | 2 +-
gdb-xml/aarch64-fpu.xml | 86 +++++
target-arm/Makefile.objs | 2 +-
target-arm/cpu.h | 28 ++
target-arm/cpu64.c | 11 +
target-arm/helper-a64.c | 25 ++
target-arm/helper-a64.h | 18 +
target-arm/helper.c | 48 ++-
target-arm/helper.h | 4 +
target-arm/translate-a64.c | 874 +++++++++++++++++++++++++++++++++++++++++++-
target-arm/translate.c | 76 ++--
target-arm/translate.h | 25 +-
12 files changed, 1138 insertions(+), 61 deletions(-)
create mode 100644 gdb-xml/aarch64-fpu.xml
create mode 100644 target-arm/helper-a64.c
create mode 100644 target-arm/helper-a64.h
--
1.7.9.5
next reply other threads:[~2013-12-04 19:33 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-12-04 19:33 Peter Maydell [this message]
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 01/12] target-arm: Split A64 from A32/T32 gen_intermediate_code_internal() Peter Maydell
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 02/12] target-arm: A64: add set_pc cpu method Peter Maydell
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 03/12] target-arm: A64: provide functions for accessing FPCR and FPSR Peter Maydell
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 04/12] target-arm: Support fp registers in gdb stub Peter Maydell
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 05/12] target-arm: A64: add stubs for a64 specific helpers Peter Maydell
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 06/12] target-arm: A64: provide skeleton for a64 insn decoding Peter Maydell
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 07/12] target-arm: A64: expand decoding skeleton for system instructions Peter Maydell
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 08/12] target-arm: A64: add support for B and BL insns Peter Maydell
2013-12-04 21:55 ` Richard Henderson
2013-12-04 22:14 ` Peter Maydell
2013-12-04 22:29 ` Richard Henderson
2013-12-04 22:43 ` Peter Maydell
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 09/12] target-arm: A64: add support for BR, BLR and RET insns Peter Maydell
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 10/12] target-arm: A64: add support for conditional branches Peter Maydell
2013-12-04 21:55 ` Richard Henderson
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 11/12] target-arm: A64: add support for 'test and branch' imm Peter Maydell
2013-12-04 21:56 ` Richard Henderson
2013-12-04 19:33 ` [Qemu-devel] [PATCH v2 12/12] target-arm: A64: add support for compare and branch imm Peter Maydell
2013-12-04 21:59 ` Richard Henderson
2013-12-04 22:19 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1386185609-25505-1-git-send-email-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=agraf@suse.de \
--cc=claudio.fontana@linaro.org \
--cc=dmueller@suse.de \
--cc=kvmarm@lists.cs.columbia.edu \
--cc=laurent.desnogues@gmail.com \
--cc=matz@suse.de \
--cc=patches@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).