From: BALATON Zoltan <balaton@eik.bme.hu>
To: "Philippe Mathieu-Daudé" <f4bug@amsat.org>
Cc: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>,
Huacai Chen <chenhuacai@kernel.org>,
qemu-devel@nongnu.org,
Wainer dos Santos Moschetta <wainersm@redhat.com>,
Cleber Rosa <crosa@redhat.com>,
Aurelien Jarno <aurelien@aurel32.net>
Subject: Re: [PATCH 1/5] hw/isa/vt82c686: Replace magic numbers by definitions
Date: Thu, 24 Jun 2021 23:02:36 +0200 (CEST) [thread overview]
Message-ID: <13a8596d-dea5-7e83-34aa-fec3a86a166e@eik.bme.hu> (raw)
In-Reply-To: <20210624202747.1433023-2-f4bug@amsat.org>
[-- Attachment #1: Type: text/plain, Size: 5275 bytes --]
On Thu, 24 Jun 2021, Philippe Mathieu-Daudé wrote:
> Replace magic values of the Power Management / SMBus function (#4)
> by definitions from the datasheet. The result is less compact, and
> we can follow what the code does without having to recur to the
> datasheet.
I'm not sure this is an improvement. With the values it's clear what is
done but I can't follow how these magic constants are defined or what they
do so no idea if this is still correct. I think if you want to review a
device model then you should be familiar with the device or consult the
data sheet. Otherwise you can't spot problems in the definition of these
constants either. I'm not a fan of hiding things behind cryptic macros
when you could just write it in a straightforward way that could be
understood more clearly.
Regards,
BALATON Zoltan
> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
> ---
> hw/isa/vt82c686.c | 50 +++++++++++++++++++++++++++++++----------------
> 1 file changed, 33 insertions(+), 17 deletions(-)
>
> diff --git a/hw/isa/vt82c686.c b/hw/isa/vt82c686.c
> index f57f3e70679..4ddcf2d398c 100644
> --- a/hw/isa/vt82c686.c
> +++ b/hw/isa/vt82c686.c
> @@ -14,6 +14,7 @@
> */
>
> #include "qemu/osdep.h"
> +#include "hw/registerfields.h"
> #include "hw/isa/vt82c686.h"
> #include "hw/pci/pci.h"
> #include "hw/qdev-properties.h"
> @@ -38,6 +39,16 @@
> #define TYPE_VIA_PM "via-pm"
> OBJECT_DECLARE_SIMPLE_TYPE(ViaPMState, VIA_PM)
>
> +REG8(PM_GEN_CFG0, 0x40)
> +REG8(PM_GEN_CFG1, 0x41)
> +FIELD(PM_GEN_CFG1, ACPI_IO_ENABLE, 7, 1)
> +REG32(PM_IO_BASE, 0x48)
> +FIELD(PM_IO_BASE, ADDR, 7, 9)
> +REG32(SMBUS_IO_BASE, 0x90)
> +FIELD(SMBUS_IO_BASE, ADDR, 4, 12)
> +REG8(SMBUS_HOST_CONFIG, 0xd2)
> +FIELD(SMBUS_HOST_CONFIG, ENABLE, 0, 1)
> +
> struct ViaPMState {
> PCIDevice dev;
> MemoryRegion io;
> @@ -48,21 +59,24 @@ struct ViaPMState {
>
> static void pm_io_space_update(ViaPMState *s)
> {
> - uint32_t pmbase = pci_get_long(s->dev.config + 0x48) & 0xff80UL;
> + uint32_t pmbase = pci_get_long(s->dev.config + A_PM_IO_BASE);
>
> memory_region_transaction_begin();
> - memory_region_set_address(&s->io, pmbase);
> - memory_region_set_enabled(&s->io, s->dev.config[0x41] & BIT(7));
> + memory_region_set_address(&s->io, pmbase & R_PM_IO_BASE_ADDR_MASK);
> + memory_region_set_enabled(&s->io, FIELD_EX32(s->dev.config[A_PM_GEN_CFG1],
> + PM_GEN_CFG1, ACPI_IO_ENABLE));
> memory_region_transaction_commit();
> }
>
> static void smb_io_space_update(ViaPMState *s)
> {
> - uint32_t smbase = pci_get_long(s->dev.config + 0x90) & 0xfff0UL;
> + uint32_t smbase = pci_get_long(s->dev.config + A_SMBUS_IO_BASE);
>
> memory_region_transaction_begin();
> - memory_region_set_address(&s->smb.io, smbase);
> - memory_region_set_enabled(&s->smb.io, s->dev.config[0xd2] & BIT(0));
> + memory_region_set_address(&s->smb.io, smbase & R_SMBUS_IO_BASE_ADDR_MASK);
> + memory_region_set_enabled(&s->smb.io,
> + FIELD_EX32(s->dev.config[A_SMBUS_HOST_CONFIG],
> + SMBUS_HOST_CONFIG, ENABLE));
> memory_region_transaction_commit();
> }
>
> @@ -98,19 +112,21 @@ static void pm_write_config(PCIDevice *d, uint32_t addr, uint32_t val, int len)
>
> trace_via_pm_write(addr, val, len);
> pci_default_write_config(d, addr, val, len);
> - if (ranges_overlap(addr, len, 0x48, 4)) {
> - uint32_t v = pci_get_long(s->dev.config + 0x48);
> - pci_set_long(s->dev.config + 0x48, (v & 0xff80UL) | 1);
> + if (ranges_overlap(addr, len, A_PM_IO_BASE, 4)) {
> + uint32_t v = pci_get_long(s->dev.config + A_PM_IO_BASE);
> + pci_set_long(s->dev.config + A_PM_IO_BASE,
> + (v & R_PM_IO_BASE_ADDR_MASK) | 1);
> }
> - if (range_covers_byte(addr, len, 0x41)) {
> + if (range_covers_byte(addr, len, A_PM_GEN_CFG1)) {
> pm_io_space_update(s);
> }
> - if (ranges_overlap(addr, len, 0x90, 4)) {
> - uint32_t v = pci_get_long(s->dev.config + 0x90);
> - pci_set_long(s->dev.config + 0x90, (v & 0xfff0UL) | 1);
> + if (ranges_overlap(addr, len, A_SMBUS_IO_BASE, 4)) {
> + uint32_t v = pci_get_long(s->dev.config + A_SMBUS_IO_BASE);
> + pci_set_long(s->dev.config + A_SMBUS_IO_BASE,
> + (v & R_SMBUS_IO_BASE_ADDR_MASK) | 1);
> }
> - if (range_covers_byte(addr, len, 0xd2)) {
> - s->dev.config[0xd2] &= 0xf;
> + if (range_covers_byte(addr, len, A_SMBUS_HOST_CONFIG)) {
> + s->dev.config[A_SMBUS_HOST_CONFIG] &= 0xf;
> smb_io_space_update(s);
> }
> }
> @@ -176,9 +192,9 @@ static void via_pm_reset(DeviceState *d)
> memset(s->dev.config + PCI_CONFIG_HEADER_SIZE, 0,
> PCI_CONFIG_SPACE_SIZE - PCI_CONFIG_HEADER_SIZE);
> /* Power Management IO base */
> - pci_set_long(s->dev.config + 0x48, 1);
> + pci_set_long(s->dev.config + A_PM_IO_BASE, 1);
> /* SMBus IO base */
> - pci_set_long(s->dev.config + 0x90, 1);
> + pci_set_long(s->dev.config + A_SMBUS_IO_BASE, 1);
>
> acpi_pm1_evt_reset(&s->ar);
> acpi_pm1_cnt_reset(&s->ar);
>
next prev parent reply other threads:[~2021-06-24 21:03 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-24 20:27 [PATCH 0/5] hw/mips: Fix the Fuloong 2E machine with PMON bios Philippe Mathieu-Daudé
2021-06-24 20:27 ` [PATCH 1/5] hw/isa/vt82c686: Replace magic numbers by definitions Philippe Mathieu-Daudé
2021-06-24 21:02 ` BALATON Zoltan [this message]
2021-06-24 20:27 ` [PATCH 2/5] hw/pci-host/bonito: Trace PCI config accesses smaller than 32-bit Philippe Mathieu-Daudé
2021-06-24 20:27 ` [PATCH 3/5] hw/pci-host/bonito: Allow " Philippe Mathieu-Daudé
2021-06-24 20:49 ` BALATON Zoltan
2021-06-29 4:54 ` Philippe Mathieu-Daudé
2021-06-24 20:27 ` [PATCH 4/5] tests/acceptance: Test Linux on the Fuloong 2E machine Philippe Mathieu-Daudé
2021-06-28 19:21 ` Wainer dos Santos Moschetta
2021-06-24 20:27 ` [PATCH 5/5] tests/acceptance: Test PMON " Philippe Mathieu-Daudé
2021-06-24 20:43 ` BALATON Zoltan
2021-06-29 4:51 ` Philippe Mathieu-Daudé
2021-06-29 10:47 ` BALATON Zoltan
2021-06-29 11:30 ` Philippe Mathieu-Daudé
2021-06-29 12:08 ` BALATON Zoltan
2021-06-28 19:38 ` Wainer dos Santos Moschetta
2021-07-01 21:49 ` [PATCH 0/5] hw/mips: Fix the Fuloong 2E machine with PMON bios Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=13a8596d-dea5-7e83-34aa-fec3a86a166e@eik.bme.hu \
--to=balaton@eik.bme.hu \
--cc=aleksandar.rikalo@syrmia.com \
--cc=aurelien@aurel32.net \
--cc=chenhuacai@kernel.org \
--cc=crosa@redhat.com \
--cc=f4bug@amsat.org \
--cc=qemu-devel@nongnu.org \
--cc=wainersm@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).