From: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, rth@twiddle.net
Subject: [Qemu-devel] [PATCH v3 00/15] TriCore architecture guest implementation
Date: Mon, 4 Aug 2014 18:38:37 +0100 [thread overview]
Message-ID: <1407173932-969-1-git-send-email-kbastian@mail.uni-paderborn.de> (raw)
Hi,
my aim is to add Infineon's TriCore architecture to QEMU. This series of patches adds the target stubs, a basic testboard and a softmmu for system mode emulation. Furthermore it adds all the 16 bit long instructions of the architecture grouped by opcode format.
After this series of patches. Another one will follow, which adds a lot of the 32 bit long instructions.
All the best
Bastian
v2 -> v3:
- Add cache for PSW_USB bits and psw_write/_read functions.
- Add tricore_feature, set_feature functions and enum of cpu features.
- Remove translate_init.c.
- Move init code from translate_init.c to cpu.c and use type_register instead of a custom list.
- Add cpu model aurix and tc1796, which use set_feature.
- Move tricore_cpu_list to helper.c and now uses GSList.
- Move cpu_tricore_init from translate.c to helper.c and now uses cpu_generic_init
- Add initialization for PSW_USB bits as TCG regs.
- Remove helper_shac, gen_shac
- Remove len parameter of gen_shaci
- Change gen_shaci to a special case.
- Add gen_calc_psw_* functions to generate the calculation of PSW bits.
- Add gen_add/sub/mul_i32 micro-op generator, that handles PSW bits.
- Replace ADD/SUB/MUL instructions with gen_add/sub/mul_i32 for PSW bit calculation.
- Change OP_COND to handle PSW bits.
- MOV_A: Remove sign extended loading of const4
- gen_shi: Remove wrong documentation
- Fix PSW bit calculation in SSOV makro.
- Fix CDC.COUNT calculation in cdc_increment/_decrement/_zero.
- helper_ret/_call now use psw_read/_write.
- helper_ret now stores PSW depending on TRICORE_FEATURE.
- helper_ret now uses psw_write.
- Add missing temp_free to gen_saturate.
- RSUB: replace tcg_gen_subfi_tl with tcg_gen_net_tl.
Bastian Koppelmann (15):
target-tricore: Add target stubs and qom-cpu
target-tricore: Add board for systemmode
target-tricore: Add softmmu support
target-tricore: Add initialization for translation and activate target
target-tricore: Add masks and opcodes for decoding
target-tricore: Add instructions of SRC opcode format
target-tricore: Add instructions of SRR opcode format
target-tricore: Add instructions of SSR opcode format
target-tricore: Add instructions of SRRS and SLRO opcode format
target-tricore: Add instructions of SB opcode format
target-tricore: Add instructions of SBC and SBRN opcode format
target-tricore: Add instructions of SBR opcode format
target-tricore: Add instructions of SC opcode format
target-tricore: Add instructions of SLR, SSRO and SRO opcode format
target-tricore: Add instructions of SR opcode format
arch_init.c | 2 +
configure | 5 +
cpu-exec.c | 11 +-
cpus.c | 6 +
default-configs/tricore-softmmu.mak | 3 +
hw/tricore/Makefile.objs | 1 +
hw/tricore/tricore_testboard.c | 129 ++++
include/elf.h | 2 +
include/hw/tricore/tricore.h | 54 ++
include/sysemu/arch_init.h | 1 +
target-tricore/Makefile.objs | 1 +
target-tricore/cpu-qom.h | 71 ++
target-tricore/cpu.c | 191 +++++
target-tricore/cpu.h | 402 ++++++++++
target-tricore/helper.c | 144 ++++
target-tricore/helper.h | 25 +
target-tricore/op_helper.c | 388 ++++++++++
target-tricore/translate.c | 1225 ++++++++++++++++++++++++++++++
target-tricore/tricore-defs.h | 28 +
target-tricore/tricore-opcodes.h | 1406 +++++++++++++++++++++++++++++++++++
20 files changed, 4094 insertions(+), 1 deletion(-)
create mode 100644 default-configs/tricore-softmmu.mak
create mode 100644 hw/tricore/Makefile.objs
create mode 100644 hw/tricore/tricore_testboard.c
create mode 100644 include/hw/tricore/tricore.h
create mode 100644 target-tricore/Makefile.objs
create mode 100644 target-tricore/cpu-qom.h
create mode 100644 target-tricore/cpu.c
create mode 100644 target-tricore/cpu.h
create mode 100644 target-tricore/helper.c
create mode 100644 target-tricore/helper.h
create mode 100644 target-tricore/op_helper.c
create mode 100644 target-tricore/translate.c
create mode 100644 target-tricore/tricore-defs.h
create mode 100644 target-tricore/tricore-opcodes.h
--
2.0.4
next reply other threads:[~2014-08-04 16:35 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-08-04 17:38 Bastian Koppelmann [this message]
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 01/15] target-tricore: Add target stubs and qom-cpu Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 02/15] target-tricore: Add board for systemmode Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 03/15] target-tricore: Add softmmu support Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 04/15] target-tricore: Add initialization for translation and activate target Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 05/15] target-tricore: Add masks and opcodes for decoding Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 06/15] target-tricore: Add instructions of SRC opcode format Bastian Koppelmann
2014-08-04 18:35 ` Richard Henderson
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 07/15] target-tricore: Add instructions of SRR " Bastian Koppelmann
2014-08-04 19:14 ` Richard Henderson
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 08/15] target-tricore: Add instructions of SSR " Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 09/15] target-tricore: Add instructions of SRRS and SLRO " Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 10/15] target-tricore: Add instructions of SB " Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 11/15] target-tricore: Add instructions of SBC and SBRN " Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 12/15] target-tricore: Add instructions of SBR " Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 13/15] target-tricore: Add instructions of SC " Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 14/15] target-tricore: Add instructions of SLR, SSRO and SRO " Bastian Koppelmann
2014-08-04 17:38 ` [Qemu-devel] [PATCH v3 15/15] target-tricore: Add instructions of SR " Bastian Koppelmann
2014-08-04 19:22 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1407173932-969-1-git-send-email-kbastian@mail.uni-paderborn.de \
--to=kbastian@mail.uni-paderborn.de \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).