From: Ard Biesheuvel <ard.biesheuvel@linaro.org>
To: qemu-devel@nongnu.org, peter.maydell@linaro.org, rob.herring@linaro.org
Cc: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Subject: [Qemu-devel] [PATCH 0/5] ARM: add PSCI 0.2 support in TCG mode
Date: Mon, 1 Sep 2014 09:53:16 +0200 [thread overview]
Message-ID: <1409558001-12148-1-git-send-email-ard.biesheuvel@linaro.org> (raw)
This series adds PSCI support to ARM and AArch64 system emulation when running
in TCG mode. As PSCI calls can be made using either hypervisor call (HVC) or
secure monitor call (SMC) instructions, support is added for handling those
in patch #3 before patch #4 adds the actual PSCI dispatch logic. Patch #5
enables PSCI for the mach-virt platform.
Currently, booting multiple cores under TCG is unstable, so the restriction
to 1 cpu in TCG mode is retained for now. However, PSCI reset and poweroff are
supported.
Rob Herring (5):
target-arm: add powered off cpu state
target-arm: support AArch64 for arm_cpu_set_pc
target-arm: add hvc and smc exception emulation handling
infrastructure
target-arm: add emulation of PSCI calls for system emulation
arm/virt: enable PSCI emulation support for system emulation
hw/arm/virt.c | 70 ++++++++++-----------
target-arm/Makefile.objs | 1 +
target-arm/cpu-qom.h | 10 +++
target-arm/cpu.c | 22 ++++---
target-arm/cpu.h | 20 ++++++
target-arm/helper-a64.c | 11 ++++
target-arm/helper.c | 33 ++++++++++
target-arm/internals.h | 15 +++++
target-arm/psci.c | 152 +++++++++++++++++++++++++++++++++++++++++++++
target-arm/translate-a64.c | 26 +++++---
target-arm/translate.c | 24 ++++---
11 files changed, 322 insertions(+), 62 deletions(-)
create mode 100644 target-arm/psci.c
--
1.8.3.2
next reply other threads:[~2014-09-01 7:53 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-09-01 7:53 Ard Biesheuvel [this message]
2014-09-01 7:53 ` [Qemu-devel] [PATCH 1/5] target-arm: add powered off cpu state Ard Biesheuvel
2014-09-01 7:53 ` [Qemu-devel] [PATCH 2/5] target-arm: support AArch64 for arm_cpu_set_pc Ard Biesheuvel
2014-09-01 9:09 ` Peter Maydell
2014-09-01 9:12 ` Ard Biesheuvel
2014-09-01 7:53 ` [Qemu-devel] [PATCH 3/5] target-arm: add hvc and smc exception emulation handling infrastructure Ard Biesheuvel
2014-09-01 7:53 ` [Qemu-devel] [PATCH 4/5] target-arm: add emulation of PSCI calls for system emulation Ard Biesheuvel
2014-09-01 7:53 ` [Qemu-devel] [PATCH 5/5] arm/virt: enable PSCI emulation support " Ard Biesheuvel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1409558001-12148-1-git-send-email-ard.biesheuvel@linaro.org \
--to=ard.biesheuvel@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=rob.herring@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).