From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL 26/28] target-arm: KVM64: Get and Sync up guest register state like kvm32.
Date: Thu, 5 Feb 2015 14:03:05 +0000 [thread overview]
Message-ID: <1423144987-11425-27-git-send-email-peter.maydell@linaro.org> (raw)
In-Reply-To: <1423144987-11425-1-git-send-email-peter.maydell@linaro.org>
From: Pranavkumar Sawargaonkar <pranavkumar@linaro.org>
This patch adds:
1. Call write_kvmstate_to_list() and write_list_to_cpustate()
in kvm_arch_get_registers() to sync guest register state.
2. Call write_list_to_kvmstate() in kvm_arch_put_registers()
to sync guest register state.
These changes are already there for kvm32 in target-arm/kvm32.c.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Pranavkumar Sawargaonkar <pranavkumar@linaro.org>
Message-id: 1423130382-18640-2-git-send-email-pranavkumar@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
target-arm/kvm64.c | 13 ++++++++++++-
1 file changed, 12 insertions(+), 1 deletion(-)
diff --git a/target-arm/kvm64.c b/target-arm/kvm64.c
index ba16821..033babf 100644
--- a/target-arm/kvm64.c
+++ b/target-arm/kvm64.c
@@ -193,9 +193,12 @@ int kvm_arch_put_registers(CPUState *cs, int level)
}
}
+ if (!write_list_to_kvmstate(cpu)) {
+ return EINVAL;
+ }
+
/* TODO:
* FP state
- * system registers
*/
return ret;
}
@@ -269,6 +272,14 @@ int kvm_arch_get_registers(CPUState *cs)
}
}
+ if (!write_kvmstate_to_list(cpu)) {
+ return EINVAL;
+ }
+ /* Note that it's OK to have registers which aren't in CPUState,
+ * so we can ignore a failure return here.
+ */
+ write_list_to_cpustate(cpu);
+
/* TODO: other registers */
return ret;
}
--
1.9.1
next prev parent reply other threads:[~2015-02-05 14:03 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-02-05 14:02 [Qemu-devel] [PULL 00/28] target-arm queue Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 01/28] target_arm: Remove memory region init from armv7m_init Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 02/28] target_arm: Parameterise the irq lines for armv7m_init Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 03/28] target-arm: Fix RVBAR_EL1 register encoding Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 04/28] target-arm: Add extended RVBAR support Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 05/28] target-arm: Change reset to highest available EL Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 06/28] target-arm: Add missing SP_ELx register definition Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 07/28] target-arm: Split NO_MIGRATE into ALIAS and NO_RAW Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 08/28] target-arm: Add checks that cpreg raw accesses are handled Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 09/28] Fix FMULX not squashing denormalized inputs when FZ is set Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 10/28] target-arm: Squash input denormals in FRECPS and FRSQRTS Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 11/28] target-arm: check that LSB <= MSB in BFI instruction Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 12/28] hw/arm/virt: explain device-to-transport mapping in create_virtio_devices() Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 13/28] cpu_ldst.h: Allow NB_MMU_MODES to be 7 Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 14/28] target-arm: Make arm_current_el() return sensible values for M profile Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 15/28] target-arm/translate-a64: Fix wrong mmu_idx usage for LDT/STT Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 16/28] target-arm: Define correct mmu_idx values and pass them in TB flags Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 17/28] target-arm: Use correct mmu_idx for unprivileged loads and stores Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 18/28] target-arm: Don't define any MMU_MODE*_SUFFIXes Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 19/28] target-arm: Split AArch64 cases out of ats_write() Peter Maydell
2015-02-05 14:02 ` [Qemu-devel] [PULL 20/28] target-arm: Pass mmu_idx to get_phys_addr() Peter Maydell
2015-02-05 14:03 ` [Qemu-devel] [PULL 21/28] target-arm: Use mmu_idx in get_phys_addr() Peter Maydell
2015-02-05 14:03 ` [Qemu-devel] [PULL 22/28] target-arm: Reindent ancient page-table-walk code Peter Maydell
2015-02-05 14:03 ` [Qemu-devel] [PULL 23/28] target-arm: Fix brace style in reindented code Peter Maydell
2015-02-05 14:03 ` [Qemu-devel] [PULL 24/28] disas/libvixl: Update to upstream VIXL 1.7 Peter Maydell
2015-02-05 14:03 ` [Qemu-devel] [PULL 25/28] disas/arm-a64.cc: Tell libvixl correct code addresses Peter Maydell
2015-02-05 14:03 ` Peter Maydell [this message]
2015-02-05 14:03 ` [Qemu-devel] [PULL 27/28] target-arm: Guest cpu endianness determination for virtio KVM ARM/ARM64 Peter Maydell
2015-02-05 14:03 ` [Qemu-devel] [PULL 28/28] target-arm: fix for exponent comparison in recpe_f64 Peter Maydell
2015-02-05 15:21 ` [Qemu-devel] [PULL 00/28] target-arm queue Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1423144987-11425-27-git-send-email-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).