From: Marcel Apfelbaum <marcel@redhat.com>
To: qemu-devel@nongnu.org
Cc: seabios@seabios.org, kraxel@redhat.com, mst@redhat.com,
quintela@redhat.com, agraf@suse.de, marcel@redhat.com,
alex.williamson@redhat.com, kevin@koconnor.net,
qemu-ppc@nongnu.org, hare@suse.de, imammedo@redhat.com,
amit.shah@redhat.com, pbonzini@redhat.com, leon.alrae@imgtec.com,
aurelien@aurel32.net, rth@twiddle.net
Subject: [Qemu-devel] [PATCH v5 for-2.3 28/28] docs: Add PXB documentation
Date: Tue, 10 Mar 2015 17:32:14 +0200 [thread overview]
Message-ID: <1426001534-7151-29-git-send-email-marcel@redhat.com> (raw)
In-Reply-To: <1426001534-7151-1-git-send-email-marcel@redhat.com>
Signed-off-by: Marcel Apfelbaum <marcel@redhat.com>
---
docs/pci_expander_bridge.txt | 52 ++++++++++++++++++++++++++++++++++++++++++++
1 file changed, 52 insertions(+)
create mode 100644 docs/pci_expander_bridge.txt
diff --git a/docs/pci_expander_bridge.txt b/docs/pci_expander_bridge.txt
new file mode 100644
index 0000000..58bf7a8
--- /dev/null
+++ b/docs/pci_expander_bridge.txt
@@ -0,0 +1,52 @@
+PCI EXPANDER BRIDGE (PXB)
+=========================
+
+Description
+===========
+PXB is a "light-weight" host bridge in the same PCI domain
+as the main host bridge whose purpose is to enable
+the main host bridge to support multiple PCI root buses.
+It is implemented only for i440fx.
+
+As opposed to PCI-2-PCI bridge's secondary bus, PXB's bus
+is a primary bus and can be associated with a NUMA node
+(different from the main host bridge) allowing the guest OS
+to recognize the proximity of a pass-through device to
+other resources as RAM and CPUs.
+
+Usage
+=====
+A detailed command line would be:
+
+[qemu-bin + storage options]
+-bios [seabios-dir]/out/bios.bin -L [seabios-dir]/out/
+-m 2G
+-object memory-backend-ram,size=1024M,policy=bind,host-nodes=0,id=ram-node0 -numa node,nodeid=0,cpus=0,memdev=ram-node0
+-object memory-backend-ram,size=1024M,policy=interleave,host-nodes=0,id=ram-node1 -numa node,nodeid=1,cpus=1,memdev=ram-node1
+-device pxb-device,id=bridge1,bus=pci.0,numa_node=1,bus_nr=4 -netdev user,id=nd-device e1000,bus=bridge1,addr=0x4,netdev=nd
+-device pxb-device,id=bridge2,bus=pci.0,numa_node=0,bus_nr=8 -device e1000,bus=bridge2,addr=0x3
+-device pxb-device,id=bridge3,bus=pci.0,bus_nr=40 -drive if=none,id=drive0,file=[img] -device virtio-blk-pci,drive=drive0,scsi=off,bus=bridge3,addr=1
+
+Here you have:
+ - 2 NUMA nodes for the guest, 0 and 1. (both mapped to the same NUMA node in host, but you can and should put it in different host NUMA nodes)
+ - a pxb host bridge attached to NUMA 1 with an e1000 behind it
+ - a pxb host bridge attached to NUMA 0 with an e1000 behind it
+ - a pxb host bridge not attached to any NUMA with a hard drive behind it.
+
+Implementation
+==============
+The PXB is composed by:
+- HostBridge (TYPE_PXB_HOST)
+ The host bridge allows to register and query the PXB's rPCI root bus in QEMU.
+- PXBDev(TYPE_PXB_DEVICE)
+ It is a regular PCI Device that resides on the piix host-bridge bus and its bus uses the same PCI domain.
+ However, the bus behind is exposed through ACPI as a primary PCI bus and starts a new PCI hierarchy.
+ The interrupts from devices behind the PXB are routed through this device the same as if it were a
+ PCI-2-PCI bridge. The _PRT follows the i440fx model.
+- PCIBridgeDev(TYPE_PCI_BRIDGE_DEV)
+ Created automatically as part of init sequence.
+ When adding a device to PXB it is attached to the bridge for two reasons:
+ - Using the bridge will enable hotplug support
+ - All the devices behind the bridge will use bridge's IO/MEM windows compacting
+ the PCI address space.
+
--
2.1.0
next prev parent reply other threads:[~2015-03-10 18:37 UTC|newest]
Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-10 15:31 [Qemu-devel] [PATCH v5 for-2.3 00/28] hw/pc: implement multiple primary busses for pc machines Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 01/28] acpi: fix aml_equal term implementation Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 02/28] acpi: add aml_or() term Marcel Apfelbaum
2015-03-11 1:17 ` Shannon Zhao
2015-03-11 13:07 ` Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 03/28] acpi: add aml_add() term Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 04/28] acpi: add aml_lless() term Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 05/28] acpi: add aml_index() term Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 06/28] acpi: add aml_shiftleft() term Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 07/28] acpi: add aml_shiftright() term Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 08/28] acpi: add aml_increment() term Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 09/28] acpi: add aml_while() term Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 10/28] hw/acpi: add support for multiple root busses Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 11/28] hw/apci: add _PRT method for extra PCI " Marcel Apfelbaum
2015-03-10 16:41 ` Michael S. Tsirkin
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 12/28] hw/acpi: add _CRS method for extra " Marcel Apfelbaum
2015-03-10 15:38 ` Michael S. Tsirkin
2015-03-10 16:17 ` Marcel Apfelbaum
2015-03-10 15:31 ` [Qemu-devel] [PATCH v5 for-2.3 13/28] hw/acpi: remove from root bus 0 the crs resources used by other busses Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 14/28] hw/pci: move pci bus related code to separate files Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 15/28] hw/pci: made pci_bus_is_root a PCIBusClass method Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 16/28] hw/pci: made pci_bus_num " Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 17/28] hw/pci: introduce TYPE_PCI_MAIN_HOST_BRIDGE interface Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 18/28] hw/pci: removed 'rootbus nr is 0' assumption from qmp_pci_query Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 19/28] hw/pci: implement iteration over multiple host bridges Marcel Apfelbaum
2015-03-10 16:39 ` Michael S. Tsirkin
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 20/28] hw/pci: introduce PCI Expander Bridge (PXB) Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 21/28] hw/pci: inform bios if the system has more than one pci bridge Marcel Apfelbaum
2015-03-10 16:36 ` Michael S. Tsirkin
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 22/28] hw/pci: piix - suport multiple host bridges Marcel Apfelbaum
2015-03-10 16:22 ` Michael S. Tsirkin
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 23/28] hw/pxb: add map_irq func Marcel Apfelbaum
2015-03-10 16:43 ` Michael S. Tsirkin
2015-03-16 12:11 ` Marcel Apfelbaum
2015-03-16 15:27 ` Michael S. Tsirkin
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 24/28] hw/pci_bus: add support for NUMA nodes Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 25/28] hw/pxb: add numa_node parameter Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 26/28] acpi: restrict the aml emission to PXB host bridges Marcel Apfelbaum
2015-03-10 15:41 ` Michael S. Tsirkin
2015-03-10 16:18 ` Marcel Apfelbaum
2015-03-10 15:32 ` [Qemu-devel] [PATCH v5 for-2.3 27/28] apci: fix PXB behaviour if used with unsupported BIOS Marcel Apfelbaum
2015-03-10 15:44 ` Michael S. Tsirkin
2015-03-10 16:19 ` Marcel Apfelbaum
2015-03-10 16:21 ` Michael S. Tsirkin
2015-03-10 15:32 ` Marcel Apfelbaum [this message]
2015-03-10 15:47 ` [Qemu-devel] [PATCH v5 for-2.3 28/28] docs: Add PXB documentation Michael S. Tsirkin
2015-03-10 16:21 ` Marcel Apfelbaum
2015-03-10 17:42 ` Michael S. Tsirkin
2015-03-16 12:16 ` Marcel Apfelbaum
2015-03-16 15:28 ` Michael S. Tsirkin
2015-03-16 15:47 ` Marcel Apfelbaum
2015-03-11 13:32 ` [Qemu-devel] [PATCH v5 for-2.3 00/28] hw/pc: implement multiple primary busses for pc machines Gerd Hoffmann
2015-03-11 13:44 ` Marcel Apfelbaum
2015-03-11 13:51 ` Gerd Hoffmann
2015-03-11 14:01 ` Marcel Apfelbaum
2015-03-11 14:02 ` Michael S. Tsirkin
2015-03-11 14:12 ` Gerd Hoffmann
2015-03-11 14:14 ` Marcel Apfelbaum
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1426001534-7151-29-git-send-email-marcel@redhat.com \
--to=marcel@redhat.com \
--cc=agraf@suse.de \
--cc=alex.williamson@redhat.com \
--cc=amit.shah@redhat.com \
--cc=aurelien@aurel32.net \
--cc=hare@suse.de \
--cc=imammedo@redhat.com \
--cc=kevin@koconnor.net \
--cc=kraxel@redhat.com \
--cc=leon.alrae@imgtec.com \
--cc=mst@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=quintela@redhat.com \
--cc=rth@twiddle.net \
--cc=seabios@seabios.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).