qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
To: qemu-devel@nongnu.org
Cc: rth@twiddle.net
Subject: [Qemu-devel] [PATCH 07/10] target-tricore: add SYS_RESTORE instruction of the v1.6 ISA
Date: Wed, 13 May 2015 11:45:08 +0200	[thread overview]
Message-ID: <1431510311-13355-8-git-send-email-kbastian@mail.uni-paderborn.de> (raw)
In-Reply-To: <1431510311-13355-1-git-send-email-kbastian@mail.uni-paderborn.de>

Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
---
 target-tricore/translate.c       | 10 ++++++++++
 target-tricore/tricore-opcodes.h |  1 +
 2 files changed, 11 insertions(+)

diff --git a/target-tricore/translate.c b/target-tricore/translate.c
index 52f474b..4aea0c6 100644
--- a/target-tricore/translate.c
+++ b/target-tricore/translate.c
@@ -7792,10 +7792,12 @@ static void decode_rrrw_extract_insert(CPUTriCoreState *env, DisasContext *ctx)
 static void decode_sys_interrupts(CPUTriCoreState *env, DisasContext *ctx)
 {
     uint32_t op2;
+    uint32_t r1;
     TCGLabel *l1;
     TCGv tmp;
 
     op2 = MASK_OP_SYS_OP2(ctx->opcode);
+    r1  = MASK_OP_SYS_S1D(ctx->opcode);
 
     switch (op2) {
     case OPC2_32_SYS_DEBUG:
@@ -7844,6 +7846,14 @@ static void decode_sys_interrupts(CPUTriCoreState *env, DisasContext *ctx)
     case OPC2_32_SYS_SVLCX:
         gen_helper_svlcx(cpu_env);
         break;
+    case OPC2_32_SYS_RESTORE:
+        if (tricore_feature(env, TRICORE_FEATURE_16)) {
+            if ((ctx->hflags & TRICORE_HFLAG_KUU) == TRICORE_HFLAG_SM ||
+                (ctx->hflags & TRICORE_HFLAG_KUU) == TRICORE_HFLAG_UM1) {
+                tcg_gen_deposit_tl(cpu_ICR, cpu_ICR, cpu_gpr_d[r1], 8, 1);
+            } /* else raise privilege trap */
+        } /* else raise illegal opcode trap */
+        break;
     case OPC2_32_SYS_TRAPSV:
         /* TODO: raise sticky overflow trap */
         break;
diff --git a/target-tricore/tricore-opcodes.h b/target-tricore/tricore-opcodes.h
index 440c7fe..d1506a9 100644
--- a/target-tricore/tricore-opcodes.h
+++ b/target-tricore/tricore-opcodes.h
@@ -1434,4 +1434,5 @@ enum {
     OPC2_32_SYS_SVLCX                            = 0x08,
     OPC2_32_SYS_TRAPSV                           = 0x15,
     OPC2_32_SYS_TRAPV                            = 0x14,
+    OPC2_32_SYS_RESTORE                          = 0x0e,
 };
-- 
2.4.0

  parent reply	other threads:[~2015-05-13  9:45 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-05-13  9:45 [Qemu-devel] [PATCH 00/10] TriCore v1.6.1 ISA and missing v1.6 instructions Bastian Koppelmann
2015-05-13  9:45 ` [Qemu-devel] [PATCH 01/10] target-tricore: Add ISA v1.3.1 cpu and fix tc1796 to using v1.3 Bastian Koppelmann
2015-05-21 17:19   ` Richard Henderson
2015-05-13  9:45 ` [Qemu-devel] [PATCH 02/10] target-tricore: introduce ISA v1.6.1 feature Bastian Koppelmann
2015-05-21 17:19   ` Richard Henderson
2015-05-13  9:45 ` [Qemu-devel] [PATCH 03/10] target-tricore: Add SRC_MOV_E instruction of the v1.6 ISA Bastian Koppelmann
2015-05-21 17:20   ` Richard Henderson
2015-05-13  9:45 ` [Qemu-devel] [PATCH 04/10] target-tricore: add CMPSWP instructions of the v1.6.1 ISA Bastian Koppelmann
2015-05-21 17:22   ` Richard Henderson
2015-05-22  8:07     ` Bastian Koppelmann
2015-05-13  9:45 ` [Qemu-devel] [PATCH 05/10] target-tricore: add SWAPMSK " Bastian Koppelmann
2015-05-21 17:22   ` Richard Henderson
2015-05-13  9:45 ` [Qemu-devel] [PATCH 06/10] target-tricore: add RR_CRC32 instruction " Bastian Koppelmann
2015-05-21 17:25   ` Richard Henderson
2015-05-13  9:45 ` Bastian Koppelmann [this message]
2015-05-21 17:27   ` [Qemu-devel] [PATCH 07/10] target-tricore: add SYS_RESTORE instruction of the v1.6 ISA Richard Henderson
2015-05-13  9:45 ` [Qemu-devel] [PATCH 08/10] target-tricore: add FCALL instructions " Bastian Koppelmann
2015-05-21 17:28   ` Richard Henderson
2015-05-22  8:08     ` Bastian Koppelmann
2015-05-13  9:45 ` [Qemu-devel] [PATCH 09/10] target-tricore: add FRET " Bastian Koppelmann
2015-05-21 17:29   ` Richard Henderson
2015-05-13  9:45 ` [Qemu-devel] [PATCH 10/10] target-tricore: add RR_DIV and RR_DIV_U " Bastian Koppelmann
2015-05-21 17:29   ` Richard Henderson
2015-05-21 15:28 ` [Qemu-devel] [PATCH 00/10] TriCore v1.6.1 ISA and missing v1.6 instructions Bastian Koppelmann

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1431510311-13355-8-git-send-email-kbastian@mail.uni-paderborn.de \
    --to=kbastian@mail.uni-paderborn.de \
    --cc=qemu-devel@nongnu.org \
    --cc=rth@twiddle.net \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).