From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL 00/12] target-arm queue
Date: Fri, 19 Jun 2015 14:47:04 +0100 [thread overview]
Message-ID: <1434721636-25357-1-git-send-email-peter.maydell@linaro.org> (raw)
target-arm queue, mostly a collection of the last few stray features
that have been on the list in plenty of time for softfreeze but didn't
quite make the previous pullreq.
I expect the "support GICv2m with virt board ACPI tables" patch also
to go in for 2.4, but it needs a little more review time. Other than that
I think we should be down to bugfix patches.
-- PMM
The following changes since commit ffdb1409a79c9cc91afd9f58df625fdca16bf8b9:
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-cocoa-20150619-1' into staging (2015-06-19 12:54:08 +0100)
are available in the git repository at:
git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20150619
for you to fetch changes up to a59d31a1ebdce796a469242800db89bf09c94580:
semihosting: add --semihosting-config arg sub-argument (2015-06-19 14:17:45 +0100)
----------------------------------------------------------------
target-arm queue:
* support --semihosting-config,arg=value
* Cortex-R5 support (including implementing them on the Zynq board)
* Cortex-M4 support (without FPU)
* enable vfio-calxeda-xgmac
* don't reset ALIAS sysregs
----------------------------------------------------------------
Aurelio C. Remonda (1):
target-arm: Add the Cortex-M4 CPU
Eric Auger (1):
hw/arm/sysbus-fdt: enable vfio-calxeda-xgmac dynamic instantiation
Leon Alrae (2):
semihosting: create SemihostingConfig structure and semihost.h
semihosting: add --semihosting-config arg sub-argument
Peter Crosthwaite (7):
target-arm/helper.c: define MPUIR register
target-arm: Add registers for PMSAv7
target-arm: Implement PMSAv7 MPU
target-arm: Add support for Cortex-R5
arm: xlnx-zynqmp: Preface CPU variables with "apu"
arm: xlnx-zynqmp: Add boot-cpu property
arm: xlnx-zynqmp: Add 2xCortexR5 CPUs
Sergey Fedorov (1):
target-arm: Do not reset sysregs marked as ALIAS
gdbstub.c | 8 +-
hw/arm/sysbus-fdt.c | 73 ++++++++++
hw/arm/virt.c | 12 +-
hw/arm/xlnx-ep108.c | 2 +-
hw/arm/xlnx-zynqmp.c | 79 +++++++++--
include/exec/gdbstub.h | 6 -
include/exec/semihost.h | 62 +++++++++
include/hw/arm/fdt.h | 34 +++++
include/hw/arm/xlnx-zynqmp.h | 9 +-
include/sysemu/sysemu.h | 1 -
qemu-options.hx | 21 ++-
target-arm/arm-semi.c | 10 +-
target-arm/cpu-qom.h | 2 +
target-arm/cpu.c | 75 ++++++++++-
target-arm/cpu.h | 15 ++-
target-arm/helper.c | 309 ++++++++++++++++++++++++++++++++++++++-----
target-arm/machine.c | 34 +++++
target-lm32/helper.c | 3 +-
target-m68k/op_helper.c | 5 +-
target-xtensa/translate.c | 3 +-
vl.c | 104 +++++++++++++--
21 files changed, 770 insertions(+), 97 deletions(-)
create mode 100644 include/exec/semihost.h
create mode 100644 include/hw/arm/fdt.h
next reply other threads:[~2015-06-19 13:47 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-06-19 13:47 Peter Maydell [this message]
2015-06-19 13:47 ` [Qemu-devel] [PULL 01/12] target-arm: Add the Cortex-M4 CPU Peter Maydell
2015-06-19 13:47 ` [Qemu-devel] [PULL 02/12] hw/arm/sysbus-fdt: enable vfio-calxeda-xgmac dynamic instantiation Peter Maydell
2015-06-19 13:47 ` [Qemu-devel] [PULL 03/12] target-arm: Do not reset sysregs marked as ALIAS Peter Maydell
2015-06-19 13:47 ` [Qemu-devel] [PULL 04/12] target-arm/helper.c: define MPUIR register Peter Maydell
2015-06-19 13:47 ` [Qemu-devel] [PULL 05/12] target-arm: Add registers for PMSAv7 Peter Maydell
2015-06-19 13:47 ` [Qemu-devel] [PULL 06/12] target-arm: Implement PMSAv7 MPU Peter Maydell
2015-06-19 13:47 ` [Qemu-devel] [PULL 07/12] target-arm: Add support for Cortex-R5 Peter Maydell
2017-05-05 12:05 ` Philippe Mathieu-Daudé
2015-06-19 13:47 ` [Qemu-devel] [PULL 08/12] arm: xlnx-zynqmp: Preface CPU variables with "apu" Peter Maydell
2015-06-19 13:47 ` [Qemu-devel] [PULL 09/12] arm: xlnx-zynqmp: Add boot-cpu property Peter Maydell
2015-06-19 13:47 ` [Qemu-devel] [PULL 10/12] arm: xlnx-zynqmp: Add 2xCortexR5 CPUs Peter Maydell
2015-07-09 14:19 ` Paolo Bonzini
2015-06-19 13:47 ` [Qemu-devel] [PULL 11/12] semihosting: create SemihostingConfig structure and semihost.h Peter Maydell
2015-06-19 13:47 ` [Qemu-devel] [PULL 12/12] semihosting: add --semihosting-config arg sub-argument Peter Maydell
2015-06-19 17:32 ` [Qemu-devel] [PULL 00/12] target-arm queue Peter Maydell
-- strict thread matches above, loose matches on Subject: below --
2019-09-13 15:49 Peter Maydell
2019-09-16 12:21 ` Peter Maydell
2019-05-23 14:23 Peter Maydell
2019-05-24 10:06 ` Peter Maydell
2018-04-10 12:17 Peter Maydell
2018-04-10 15:48 ` Peter Maydell
2017-02-10 18:07 Peter Maydell
2017-02-13 9:30 ` Peter Maydell
2015-02-13 5:54 Peter Maydell
2015-02-13 11:04 ` Peter Maydell
2015-02-13 11:44 ` Peter Maydell
2014-08-04 13:53 Peter Maydell
2014-08-04 15:05 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1434721636-25357-1-git-send-email-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).