From: Serge Vakulenko <serge.vakulenko@gmail.com>
To: qemu-devel@nongnu.org
Cc: Serge Vakulenko <serge.vakulenko@gmail.com>,
Leon Alrae <leon.alrae@imgtec.com>,
Aurelien Jarno <aurelien@aurel32.net>
Subject: [Qemu-devel] [PATCH pic32 v3 00/16] add support for pic32 microcontrollers
Date: Sun, 5 Jul 2015 23:14:48 -0700 [thread overview]
Message-ID: <1436163304-6167-1-git-send-email-serge.vakulenko@gmail.com> (raw)
Please find below a set of patches, which allow to simulate Microchip PIC32
microcontrollers on QEMU. For examples of real PIC32 applications running
on QEMU, see page: https://github.com/sergev/qemu/wiki
(1) Make the CPU clock frequency configurable per platform.
Currently the clock rate for all MIPS platforms is fixed at 100MHz.
Need to make it 40MHz for pic32mx7.
(2) For TLBWR instruction, the generated random index value has been not
quite random and did not take into account the Wired register value. Fixed.
(3) Added support for external interrupt controller mode (EIC).
Required for pic32.
(4) Added two processor variants: M4K and microAptivUP.
Needed for pic32mx and pic32mz simulation.
(5) Added two machine platforms: Microchip pic32mx7 and pic32mz
microcontrollers. Several board types supported for each platform:
pic32mx7-explorer16 PIC32MX7 microcontroller on Microchip Explorer-16 board
pic32mx7-max32 PIC32MX7 microcontroller on chipKIT Max32 board
pic32mx7-maximite PIC32MX7 microcontroller on Geoff's Maximite computer
pic32mz-explorer16 PIC32MZ microcontroller on Microchip Explorer-16 board
pic32mz-meb2 PIC32MZ microcontroller on Microchip MEB-II board
pic32mz-wifire PIC32MZ microcontroller on chipKIT WiFire board
Sergey (16):
pic32: make the CPU clock frequency configurable per platform
pic32: use LCG algorithm for generated random index of TLBWR
instruction
pic32: add support for external interrupt controller mode (EIC)
pic32: add two MIPS processor variants: M4K and microAptivUP
pic32: add file pic32_peripherals.h
pic32: add file pic32mx.h
pic32: add file pic32mz.h
pic32: add file mips_pic32mx7.c
pic32: add file mips_pic32mz.c
pic32: add file pic32_load_hex.c
pic32: add file pic32_uart.c
pic32: add file pic32_gpio.c
pic32: add file pic32_spi.c
pic32: add file pic32_sdcard.c
pic32: add file pic32_ethernet.c
pic32: update makefiles to cover pic32 support
default-configs/mipsel-softmmu.mak | 1 +
hw/mips/Makefile.objs | 3 +
hw/mips/cputimer.c | 41 +-
hw/mips/mips_fulong2e.c | 2 +-
hw/mips/mips_int.c | 8 +-
hw/mips/mips_jazz.c | 2 +-
hw/mips/mips_malta.c | 4 +-
hw/mips/mips_mipssim.c | 2 +-
hw/mips/mips_pic32mx7.c | 1641 +++++++++++++++++++++
hw/mips/mips_pic32mz.c | 2829 ++++++++++++++++++++++++++++++++++++
hw/mips/mips_r4k.c | 2 +-
hw/mips/pic32_ethernet.c | 557 +++++++
hw/mips/pic32_gpio.c | 39 +
hw/mips/pic32_load_hex.c | 238 +++
hw/mips/pic32_peripherals.h | 210 +++
hw/mips/pic32_sdcard.c | 428 ++++++
hw/mips/pic32_spi.c | 121 ++
hw/mips/pic32_uart.c | 228 +++
hw/mips/pic32mx.h | 1290 ++++++++++++++++
hw/mips/pic32mz.h | 2093 ++++++++++++++++++++++++++
include/hw/mips/cpudevs.h | 2 +-
target-mips/cpu.h | 9 +-
target-mips/helper.c | 18 +-
target-mips/translate_init.c | 46 +
24 files changed, 9786 insertions(+), 28 deletions(-)
create mode 100644 hw/mips/mips_pic32mx7.c
create mode 100644 hw/mips/mips_pic32mz.c
create mode 100644 hw/mips/pic32_ethernet.c
create mode 100644 hw/mips/pic32_gpio.c
create mode 100644 hw/mips/pic32_load_hex.c
create mode 100644 hw/mips/pic32_peripherals.h
create mode 100644 hw/mips/pic32_sdcard.c
create mode 100644 hw/mips/pic32_spi.c
create mode 100644 hw/mips/pic32_uart.c
create mode 100644 hw/mips/pic32mx.h
create mode 100644 hw/mips/pic32mz.h
--
2.2.2
next reply other threads:[~2015-07-06 6:16 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-07-06 6:14 Serge Vakulenko [this message]
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 01/16] pic32: make the CPU clock frequency configurable per platform Serge Vakulenko
2015-07-06 8:42 ` Aurelien Jarno
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 02/16] pic32: use LCG algorithm for generated random index of TLBWR instruction Serge Vakulenko
2015-07-06 8:43 ` Aurelien Jarno
2015-09-15 9:46 ` Leon Alrae
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 03/16] pic32: add support for external interrupt controller mode (EIC) Serge Vakulenko
2015-07-06 9:34 ` Aurelien Jarno
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 04/16] pic32: add two MIPS processor variants: M4K and microAptivUP Serge Vakulenko
2015-07-06 9:35 ` Aurelien Jarno
2015-10-02 10:37 ` Leon Alrae
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 05/16] pic32: add file pic32_peripherals.h Serge Vakulenko
2015-07-06 8:02 ` Peter Crosthwaite
2015-07-06 9:01 ` Aurelien Jarno
2015-07-06 17:04 ` Peter Crosthwaite
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 06/16] pic32: add file pic32mx.h Serge Vakulenko
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 07/16] pic32: add file pic32mz.h Serge Vakulenko
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 08/16] pic32: add file mips_pic32mx7.c Serge Vakulenko
2015-07-06 11:18 ` Antony Pavlov
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 09/16] pic32: add file mips_pic32mz.c Serge Vakulenko
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 10/16] pic32: add file pic32_load_hex.c Serge Vakulenko
2015-07-06 6:14 ` [Qemu-devel] [PATCH pic32 v3 11/16] pic32: add file pic32_uart.c Serge Vakulenko
2015-07-06 8:08 ` Peter Crosthwaite
2015-07-06 6:15 ` [Qemu-devel] [PATCH pic32 v3 12/16] pic32: add file pic32_gpio.c Serge Vakulenko
2015-07-06 6:15 ` [Qemu-devel] [PATCH pic32 v3 13/16] pic32: add file pic32_spi.c Serge Vakulenko
2015-07-06 7:58 ` Peter Crosthwaite
2015-07-06 6:15 ` [Qemu-devel] [PATCH pic32 v3 14/16] pic32: add file pic32_sdcard.c Serge Vakulenko
2015-07-06 8:05 ` Peter Crosthwaite
2015-07-06 6:15 ` [Qemu-devel] [PATCH pic32 v3 15/16] pic32: add file pic32_ethernet.c Serge Vakulenko
2015-07-06 6:15 ` [Qemu-devel] [PATCH pic32 v3 16/16] pic32: update makefiles to cover pic32 support Serge Vakulenko
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1436163304-6167-1-git-send-email-serge.vakulenko@gmail.com \
--to=serge.vakulenko@gmail.com \
--cc=aurelien@aurel32.net \
--cc=leon.alrae@imgtec.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).