qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Leon Alrae <leon.alrae@imgtec.com>
To: qemu-devel@nongnu.org
Cc: Peter Maydell <peter.maydell@linaro.org>,
	Aurelien Jarno <aurelien@aurel32.net>
Subject: [Qemu-devel] [PULL 00/10] target-mips queue
Date: Fri, 18 Sep 2015 12:25:25 +0100	[thread overview]
Message-ID: <1442575535-4735-1-git-send-email-leon.alrae@imgtec.com> (raw)

Hi,

This pull request contains various fixes, improvements and clean-ups.

Thanks,
Leon

Cc: Peter Maydell <peter.maydell@linaro.org>
Cc: Aurelien Jarno <aurelien@aurel32.net>

The following changes since commit 16a1b6e97c2a2919fd296db4bea2f9da2ad3cc4d:

  target-cris: update CPU state save/load to use VMStateDescription (2015-09-17 14:31:38 +0100)

are available in the git repository at:

  git://github.com/lalrae/qemu.git tags/mips-20150918

for you to fetch changes up to 9c708c7f9fbb813a3fac02f2728e51e62f2f5ffc:

  target-mips: improve exception handling (2015-09-18 12:07:24 +0100)

----------------------------------------------------------------
MIPS patches 2015-09-18

Changes:
* fixes for rdhwr, tlbwr, mtc0, recip.fmt, rsqrt.fmt and daui instructions
* removal of MIPS_DEBUG code
* use tcg_gen_extrh_i64_i32()
* improve random tlb index generation in cpu_mips_get_random()
* exception handling improvements to correctly restore icount

----------------------------------------------------------------
Alex Smith (1):
      target-mips: Fix RDHWR on CP0.Count

Aurelien Jarno (2):
      target-mips: get rid of MIPS_DEBUG
      target-mips: get rid of MIPS_DEBUG_SIGN_EXTENSIONS

Leon Alrae (3):
      target-mips: fix corner case in TLBWR causing QEMU to hang
      target-mips: add missing restriction in DAUI instruction
      target-mips: correct MTC0 instruction on MIPS64

Pavel Dovgaluk (1):
      target-mips: improve exception handling

Petar Jovanovic (1):
      target-mips: remove wrong checks for recip.fmt and rsqrt.fmt

Richard Henderson (1):
      target-mips: Use tcg_gen_extrh_i64_i32

Serge Vakulenko (1):
      pic32: use LCG algorithm for generated random index of TLBWR instruction

 hw/mips/cputimer.c       |   14 +-
 target-mips/cpu.h        |   24 +
 target-mips/helper.h     |    1 +
 target-mips/msa_helper.c |  158 ++++---
 target-mips/op_helper.c  |  263 ++++++-----
 target-mips/translate.c  | 1104 ++++++++++------------------------------------
 6 files changed, 496 insertions(+), 1068 deletions(-)

             reply	other threads:[~2015-09-18 11:26 UTC|newest]

Thread overview: 14+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-09-18 11:25 Leon Alrae [this message]
2015-09-18 11:25 ` [Qemu-devel] [PULL 01/10] target-mips: Use tcg_gen_extrh_i64_i32 Leon Alrae
2015-09-18 11:25 ` [Qemu-devel] [PULL 02/10] target-mips: remove wrong checks for recip.fmt and rsqrt.fmt Leon Alrae
2015-09-18 11:25 ` [Qemu-devel] [PULL 03/10] target-mips: Fix RDHWR on CP0.Count Leon Alrae
2015-09-18 11:25 ` [Qemu-devel] [PULL 04/10] target-mips: get rid of MIPS_DEBUG Leon Alrae
2015-09-18 11:25 ` [Qemu-devel] [PULL 05/10] target-mips: get rid of MIPS_DEBUG_SIGN_EXTENSIONS Leon Alrae
2015-09-18 11:25 ` [Qemu-devel] [PULL 06/10] pic32: use LCG algorithm for generated random index of TLBWR instruction Leon Alrae
2015-09-18 11:25 ` [Qemu-devel] [PULL 07/10] target-mips: fix corner case in TLBWR causing QEMU to hang Leon Alrae
2015-09-18 11:25 ` [Qemu-devel] [PULL 08/10] target-mips: add missing restriction in DAUI instruction Leon Alrae
2015-09-18 11:25 ` [Qemu-devel] [PULL 09/10] target-mips: correct MTC0 instruction on MIPS64 Leon Alrae
2015-09-18 11:25 ` [Qemu-devel] [PULL 10/10] target-mips: improve exception handling Leon Alrae
2015-09-18 13:42 ` [Qemu-devel] [PULL 00/10] target-mips queue Peter Maydell
  -- strict thread matches above, loose matches on Subject: below --
2016-06-26 13:38 Leon Alrae
2016-06-27 11:54 ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1442575535-4735-1-git-send-email-leon.alrae@imgtec.com \
    --to=leon.alrae@imgtec.com \
    --cc=aurelien@aurel32.net \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).