From: Yongbok Kim <yongbok.kim@imgtec.com>
To: qemu-devel@nongnu.org
Cc: pbonzini@redhat.com, leon.alrae@imgtec.com, afaerber@suse.de,
aurelien@aurel32.net
Subject: [Qemu-devel] [PATCH 0/4] mips: add Global Interrupt Controller
Date: Fri, 16 Oct 2015 00:52:05 +0100 [thread overview]
Message-ID: <1444953129-35040-1-git-send-email-yongbok.kim@imgtec.com> (raw)
Add support of MIPS GIC.
The patchset implements the Global Interrupt Controller.
With the patchset Linux Kernel detects GIC and utilises it.
# cat /proc/interrupts
CPU0
0: 2 XT-PIC 0 timer
2: 0 XT-PIC 2 cascade
4: 462 XT-PIC 4 serial
8: 0 XT-PIC 8 rtc0
11: 0 XT-PIC 11 uhci_hcd:usb1
14: 1026 XT-PIC 14 ide0
15: 0 XT-PIC 15 ide1
21: 0 MIPS 5 CoreHi
23: 44 MIPS 7 timer
25: 12290 MIPS GIC Local 1 timer
34: 1490 MIPS GIC 10 XT-PIC cascade
98: 1490 MIPS GIC 74
ERR: 0
Limitation:
Level triggering only
No User-Mode Visible Section
GIC CounterHi not implemented (Countbits = 32bits)
DINT not implemented
Local WatchDog, Fast Debug Channel, Perf Counter not implemented
It is based on the earlier un-merged GIC implementation.
https://lists.gnu.org/archive/html/qemu-devel/2013-03/msg00194.html
For more information,
http://imgtec.com/mips/warrior/p-class-p5600-multiprocessor-core/
http://imgtec.com/mips/warrior/i-class-i6400-multiprocessor-core/
Yongbok Kim (4):
target-mips: add CMGCRBase register
mips: add Global Config Register block (part)
mips: add Global Interrupt Controller
mips: add gic support to malta
hw/mips/Makefile.objs | 2 +-
hw/mips/mips_gcr.c | 120 ++++++++
hw/mips/mips_gcr.h | 57 ++++
hw/mips/mips_gic.c | 653 ++++++++++++++++++++++++++++++++++++++++++
hw/mips/mips_gic.h | 298 +++++++++++++++++++
hw/mips/mips_malta.c | 71 +++++-
target-mips/cpu.h | 4 +-
target-mips/translate.c | 17 ++
target-mips/translate_init.c | 3 +-
9 files changed, 1220 insertions(+), 5 deletions(-)
create mode 100644 hw/mips/mips_gcr.c
create mode 100644 hw/mips/mips_gcr.h
create mode 100644 hw/mips/mips_gic.c
create mode 100644 hw/mips/mips_gic.h
next reply other threads:[~2015-10-15 23:52 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-10-15 23:52 Yongbok Kim [this message]
2015-10-15 23:52 ` [Qemu-devel] [PATCH 1/4] target-mips: add CMGCRBase register Yongbok Kim
2015-10-19 15:07 ` Leon Alrae
2015-10-15 23:52 ` [Qemu-devel] [PATCH 2/4] mips: add Global Config Register block (part) Yongbok Kim
2015-10-15 23:52 ` [Qemu-devel] [PATCH 3/4] mips: add Global Interrupt Controller Yongbok Kim
2015-10-21 15:49 ` Leon Alrae
2015-10-15 23:52 ` [Qemu-devel] [PATCH 4/4] mips: add gic support to malta Yongbok Kim
2015-10-21 15:53 ` Leon Alrae
2015-10-19 14:36 ` [Qemu-devel] [PATCH 0/4] mips: add Global Interrupt Controller James Hogan
2015-10-19 14:58 ` Yongbok Kim
2015-10-21 16:01 ` Peter Maydell
2015-10-21 16:28 ` Yongbok Kim
2015-10-21 20:13 ` Peter Maydell
2015-10-21 16:36 ` Peter Crosthwaite
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1444953129-35040-1-git-send-email-yongbok.kim@imgtec.com \
--to=yongbok.kim@imgtec.com \
--cc=afaerber@suse.de \
--cc=aurelien@aurel32.net \
--cc=leon.alrae@imgtec.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).