From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL 00/28] target-arm queue
Date: Mon, 6 Jun 2016 15:47:17 +0100 [thread overview]
Message-ID: <1465224465-21998-1-git-send-email-peter.maydell@linaro.org> (raw)
One ARM pull request... mostly bugfixes and small-to-medium stuff.
thanks
-- PMM
The following changes since commit e854d0cf7847e70f5ed5dad5820fc1bbeda6f29e:
Merge remote-tracking branch 'remotes/kraxel/tags/pull-vga-20160606-1' into staging (2016-06-06 13:58:24 +0100)
are available in the git repository at:
git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20160606
for you to fetch changes up to 7e700e1fd059ac18949b774f7e93dc78cad40023:
zynqmp: Add the ZCU102 board (2016-06-06 15:39:35 +0100)
----------------------------------------------------------------
target-arm queue:
* support instruction syndrome info for data aborts from A64 to EL2
* add HSTR_EL2 register
* fix incorrect ESR IL bits in various syndrome register cases
* virt: fix limit of 64-bit ACPI/ECAM PCI MMIO range
* virt: support virtual PMU (if using KVM)
* gicv2: RAZ/WI non-sec access to sec interrupts
* i2c: add aspeed i2c controller
* virt: Reject gic-version=host for non-KVM (don't segv on aarch64 host)
* xlnx-zynqmp: Add a secure prop to en/disable ARM Security Extensions
* xlnx-zynqmp: Support KVM on AArch64 hosts
* ptimer: Various fixes for awkward corner cases
* char: QOMify various ARM UART models
* char: get rid of qemu_char_get_next_serial
* target-arm: Fix TTBR selecting logic on AArch32 Stage 2 translation
* zynqmp: Add the ZCU102 board
----------------------------------------------------------------
Alistair Francis (2):
target-arm: Add the HSTR_EL2 register
zynqmp: Add the ZCU102 board
Ard Biesheuvel (1):
hw/arm/virt: fix limit of 64-bit ACPI/ECAM PCI MMIO range
Cole Robinson (1):
hw/arm/virt: Reject gic-version=host for non-KVM
Cédric Le Goater (1):
i2c: add aspeed i2c controller
Dmitry Osipenko (5):
hw/ptimer: Fix issues caused by the adjusted timer limit value
hw/ptimer: Perform counter wrap around if timer already expired
hw/ptimer: Update .delta on period/freq change
hw/ptimer: Support "on the fly" timer mode switch
hw/ptimer: Introduce ptimer_get_limit
Edgar E. Iglesias (5):
target-arm: A64: Create Instruction Syndromes for Data Aborts
xlnx-zynqmp: Add a secure prop to en/disable ARM Security Extensions
xlnx-zynqmp: Make the RPU subsystem optional
xlnx-zynqmp: Delay realization of GIC until post CPU realization
xlnx-zynqmp: Use the in kernel GIC model for KVM runs
Jens Wiklander (1):
hw/intc/gic: RAZ/WI non-sec access to sec interrupts
Peter Maydell (2):
target-arm: Set IL bit in syndromes for insn abort, watchpoint, swstep
target-arm: Don't try to set ESR IL bit in arm_cpu_do_interrupt_aarch64()
Sergey Sorokin (1):
target-arm: Fix TTBR selecting logic on AArch32 Stage 2 translation
Shannon Zhao (3):
target-arm: kvm64: set guest PMUv3 feature bit if supported
hw/arm/virt: Add PMU node for virt machine
hw/arm/virt-acpi-build: Add PMU IRQ number in ACPI table
xiaoqiang zhao (6):
hw/char: QOM'ify pl011 model
hw/char: QOM'ify cadence_uart model
hw/char: QOM'ify digic-uart model
hw/char: QOM'ify stm32f2xx_usart model
hw/char: QOM'ify xilinx_uartlite model
char: get rid of qemu_char_get_next_serial
hw/arm/ast2400.c | 16 ++
hw/arm/bcm2835_peripherals.c | 16 +-
hw/arm/digic.c | 2 +
hw/arm/highbank.c | 3 +-
hw/arm/integratorcp.c | 5 +-
hw/arm/realview.c | 9 +-
hw/arm/stellaris.c | 6 +-
hw/arm/stm32f205_soc.c | 1 +
hw/arm/versatilepb.c | 9 +-
hw/arm/vexpress.c | 9 +-
hw/arm/virt-acpi-build.c | 7 +-
hw/arm/virt.c | 40 ++-
hw/arm/xilinx_zynq.c | 5 +-
hw/arm/xlnx-ep108.c | 8 +
hw/arm/xlnx-zynqmp.c | 122 +++++----
hw/char/cadence_uart.c | 13 +-
hw/char/digic-uart.c | 10 +-
hw/char/pl011.c | 11 +-
hw/char/stm32f2xx_usart.c | 15 +-
hw/char/xilinx_uartlite.c | 10 +-
hw/core/ptimer.c | 88 +++---
hw/i2c/Makefile.objs | 1 +
hw/i2c/aspeed_i2c.c | 450 +++++++++++++++++++++++++++++++
hw/intc/arm_gic.c | 68 ++++-
hw/microblaze/petalogix_s3adsp1800_mmu.c | 5 +-
include/hw/arm/ast2400.h | 2 +
include/hw/arm/virt.h | 4 +
include/hw/arm/xlnx-zynqmp.h | 5 +
include/hw/char/cadence_uart.h | 17 ++
include/hw/char/pl011.h | 52 ++++
include/hw/char/xilinx_uartlite.h | 35 +++
include/hw/i2c/aspeed_i2c.h | 62 +++++
include/hw/ptimer.h | 1 +
include/sysemu/char.h | 1 -
include/sysemu/kvm.h | 1 +
qemu-char.c | 16 --
stubs/kvm.c | 5 +
target-arm/cpu.h | 17 +-
target-arm/helper.c | 48 ++--
target-arm/internals.h | 6 +-
target-arm/kvm64.c | 46 ++++
target-arm/op_helper.c | 49 +++-
target-arm/translate-a64.c | 140 ++++++++--
target-arm/translate.c | 5 +-
target-arm/translate.h | 2 +
45 files changed, 1230 insertions(+), 213 deletions(-)
create mode 100644 hw/i2c/aspeed_i2c.c
create mode 100644 include/hw/char/pl011.h
create mode 100644 include/hw/char/xilinx_uartlite.h
create mode 100644 include/hw/i2c/aspeed_i2c.h
next reply other threads:[~2016-06-06 14:47 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-06 14:47 Peter Maydell [this message]
2016-06-06 14:47 ` [Qemu-devel] [PULL 01/28] target-arm: Add the HSTR_EL2 register Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 02/28] target-arm: A64: Create Instruction Syndromes for Data Aborts Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 03/28] target-arm: Set IL bit in syndromes for insn abort, watchpoint, swstep Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 04/28] target-arm: Don't try to set ESR IL bit in arm_cpu_do_interrupt_aarch64() Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 05/28] hw/arm/virt: fix limit of 64-bit ACPI/ECAM PCI MMIO range Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 06/28] target-arm: kvm64: set guest PMUv3 feature bit if supported Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 07/28] hw/arm/virt: Add PMU node for virt machine Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 08/28] hw/arm/virt-acpi-build: Add PMU IRQ number in ACPI table Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 09/28] hw/intc/gic: RAZ/WI non-sec access to sec interrupts Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 10/28] i2c: add aspeed i2c controller Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 11/28] hw/arm/virt: Reject gic-version=host for non-KVM Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 12/28] xlnx-zynqmp: Add a secure prop to en/disable ARM Security Extensions Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 13/28] xlnx-zynqmp: Make the RPU subsystem optional Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 14/28] xlnx-zynqmp: Delay realization of GIC until post CPU realization Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 15/28] xlnx-zynqmp: Use the in kernel GIC model for KVM runs Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 16/28] hw/ptimer: Fix issues caused by the adjusted timer limit value Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 17/28] hw/ptimer: Perform counter wrap around if timer already expired Peter Maydell
2016-06-24 15:58 ` Mark Cave-Ayland
2016-06-24 16:02 ` Peter Maydell
2016-06-24 18:19 ` Dmitry Osipenko
2016-06-24 18:37 ` Mark Cave-Ayland
2016-06-24 20:10 ` Dmitry Osipenko
2016-06-06 14:47 ` [Qemu-devel] [PULL 18/28] hw/ptimer: Update .delta on period/freq change Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 19/28] hw/ptimer: Support "on the fly" timer mode switch Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 20/28] hw/ptimer: Introduce ptimer_get_limit Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 21/28] hw/char: QOM'ify pl011 model Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 22/28] hw/char: QOM'ify cadence_uart model Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 23/28] hw/char: QOM'ify digic-uart model Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 24/28] hw/char: QOM'ify stm32f2xx_usart model Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 25/28] hw/char: QOM'ify xilinx_uartlite model Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 26/28] char: get rid of qemu_char_get_next_serial Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 27/28] target-arm: Fix TTBR selecting logic on AArch32 Stage 2 translation Peter Maydell
2016-06-06 14:47 ` [Qemu-devel] [PULL 28/28] zynqmp: Add the ZCU102 board Peter Maydell
-- strict thread matches above, loose matches on Subject: below --
2018-06-22 12:56 [Qemu-devel] [PULL 00/28] target-arm queue Peter Maydell
2018-06-22 16:08 ` Peter Maydell
2015-06-15 17:24 Peter Maydell
2015-06-16 8:06 ` Peter Maydell
2015-02-05 14:02 Peter Maydell
2015-02-05 15:21 ` Peter Maydell
2013-09-10 18:51 Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1465224465-21998-1-git-send-email-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).