qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Leon Alrae <leon.alrae@imgtec.com>
To: qemu-devel@nongnu.org
Cc: Peter Maydell <peter.maydell@linaro.org>,
	Aurelien Jarno <aurelien@aurel32.net>
Subject: [Qemu-devel] [PULL 00/10] target-mips queue
Date: Sun, 26 Jun 2016 14:38:32 +0100	[thread overview]
Message-ID: <1466948322-27138-1-git-send-email-leon.alrae@imgtec.com> (raw)

Hi,

This pull request contains patches from Aleksandar which unlock
the IEEE 754-2008 support for MIPS.

Thanks,
Leon

Cc: Peter Maydell <peter.maydell@linaro.org>
Cc: Aurelien Jarno <aurelien@aurel32.net>

The following changes since commit c7288767523f6510cf557707d3eb5e78e519b90d:

  Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-2.7-20160623' into staging (2016-06-23 11:53:14 +0100)

are available in the git repository at:

  git://github.com/lalrae/qemu.git tags/mips-20160624

for you to fetch changes up to 77be419980114d75605811e1681115d0919cfa1a:

  target-mips: Add FCR31's FS bit definition (2016-06-24 13:43:53 +0100)

----------------------------------------------------------------
MIPS patches 2016-06-24

Changes:
* support IEEE 754-2008 in MIPS CPUs

----------------------------------------------------------------
Aleksandar Markovic (10):
      softfloat: Implement run-time-configurable meaning of signaling NaN bit
      softfloat: Clean code format in fpu/softfloat-specialize.h
      softfloat: For Mips only, correct default NaN values
      softfloat: Handle snan_bit_is_one == 0 in MIPS pickNaNMulAdd()
      linux-user: Update preprocessor constants for Mips-specific e_flags bits
      target-mips: Activate IEEE 754-2008 signaling NaN bit meaning for MSA
      target-mips: Add abs2008 flavor of <ABS|NEG>.<S|D>
      target-mips: Add nan2008 flavor of <CEIL|CVT|FLOOR|ROUND|TRUNC>.<L|W>.<S|D>
      target-mips: Implement FCR31's R/W bitmask and related functionalities
      target-mips: Add FCR31's FS bit definition

 fpu/softfloat-specialize.h    | 659 +++++++++++++++++++++---------------------
 fpu/softfloat.c               | 172 +++++------
 include/elf.h                 |   2 +
 include/fpu/softfloat.h       |  45 +--
 linux-user/main.c             |  14 +
 target-arm/helper-a64.c       |  14 +-
 target-arm/helper.c           |  40 +--
 target-m68k/helper.c          |   6 +-
 target-microblaze/op_helper.c |   6 +-
 target-mips/cpu.h             |  16 +-
 target-mips/gdbstub.c         |   8 +-
 target-mips/helper.h          |  22 +-
 target-mips/msa_helper.c      |  88 +++---
 target-mips/op_helper.c       | 400 ++++++++++++++++++++++---
 target-mips/translate.c       | 156 ++++++++--
 target-mips/translate_init.c  |  29 ++
 target-ppc/fpu_helper.c       | 120 ++++----
 target-s390x/fpu_helper.c     |  28 +-
 target-s390x/helper.h         |   6 +-
 target-s390x/translate.c      |   6 +-
 target-sh4/cpu.c              |   1 +
 target-unicore32/cpu.c        |   2 +
 22 files changed, 1167 insertions(+), 673 deletions(-)

             reply	other threads:[~2016-06-26 13:39 UTC|newest]

Thread overview: 14+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-06-26 13:38 Leon Alrae [this message]
2016-06-26 13:38 ` [Qemu-devel] [PULL 01/10] softfloat: Implement run-time-configurable meaning of signaling NaN bit Leon Alrae
2016-06-26 13:38 ` [Qemu-devel] [PULL 02/10] softfloat: Clean code format in fpu/softfloat-specialize.h Leon Alrae
2016-06-26 13:38 ` [Qemu-devel] [PULL 03/10] softfloat: For Mips only, correct default NaN values Leon Alrae
2016-06-26 13:38 ` [Qemu-devel] [PULL 04/10] softfloat: Handle snan_bit_is_one == 0 in MIPS pickNaNMulAdd() Leon Alrae
2016-06-26 13:38 ` [Qemu-devel] [PULL 05/10] linux-user: Update preprocessor constants for Mips-specific e_flags bits Leon Alrae
2016-06-26 13:38 ` [Qemu-devel] [PULL 06/10] target-mips: Activate IEEE 754-2008 signaling NaN bit meaning for MSA Leon Alrae
2016-06-26 13:38 ` [Qemu-devel] [PULL 07/10] target-mips: Add abs2008 flavor of <ABS|NEG>.<S|D> Leon Alrae
2016-06-26 13:38 ` [Qemu-devel] [PULL 08/10] target-mips: Add nan2008 flavor of <CEIL|CVT|FLOOR|ROUND|TRUNC>.<L|W>.<S|D> Leon Alrae
2016-06-26 13:38 ` [Qemu-devel] [PULL 09/10] target-mips: Implement FCR31's R/W bitmask and related functionalities Leon Alrae
2016-06-26 13:38 ` [Qemu-devel] [PULL 10/10] target-mips: Add FCR31's FS bit definition Leon Alrae
2016-06-27 11:54 ` [Qemu-devel] [PULL 00/10] target-mips queue Peter Maydell
  -- strict thread matches above, loose matches on Subject: below --
2015-09-18 11:25 Leon Alrae
2015-09-18 13:42 ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1466948322-27138-1-git-send-email-leon.alrae@imgtec.com \
    --to=leon.alrae@imgtec.com \
    --cc=aurelien@aurel32.net \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).