qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: "Cédric Le Goater" <clg@kaod.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-devel@nongnu.org, qemu-arm@nongnu.org,
	"Andrew Jeffery" <andrew@aj.id.au>,
	"Cédric Le Goater" <clg@kaod.org>
Subject: [Qemu-devel] [PATCH 0/6] arm: add ast2500 support
Date: Wed, 27 Jul 2016 18:46:52 +0200	[thread overview]
Message-ID: <1469638018-17590-1-git-send-email-clg@kaod.org> (raw)

The ast2500 soc being very close to the ast2400 soc, the goal of the
changes below is to modify the existing platform 'palmetto-bmc' and
existing soc 'ast2400' to take into account the small differences and
avoid code duplication. This is mostly inspired by the realview
platform.

First patches rework the palmetto-bmc platform and the ast2400 soc
models to provide room to other platforms and socs which have a common
design. Being able to set the 'silicon-rev' and the cpu model are the
primary motivation.

I tried to link all the silicon-rev properties to a common one (in the
SCU controller) but I failed to find the right pattern. I am not sure
it is possible to have multiple aliases on the same property. You will
see what I came up with in the first patch.

The last patches add support for the new ast2500 soc in the required
controller (sdmc and scu) and define a new platform for an Aspeed
evaluation board.

The 'palmetto-bmc.c' file could be renamed to 'aspeed.c' now that it
contains more than one platform, but I don't really like the idea as
it breaks history. As for the ast2400.c file, I think we are fine as
we are just adding a configurable cpu. Nothing major. Please advise on
that topic.


On the ast2500, I am still having a little issue under uboot which
sets the vbar doing :

	mcr     p15, 0, r0, c12, c0, 0  /* Set VBAR */

and this is trapped as an undefined instruction by qemu.

Looking at hw/arm/helper.c, the VBAR register seems to be defined only
for feature ARM_FEATURE_V7 (v7_cp_reginfo). The ast2500 soc uses a
arm1176 which defines ARM_FEATURE_EL3 which gives us a VBAR_EL3.
According to th specs, the arm1176jzf-s has a Vector Base Address
Register. So am I missing something in the board definition or is
uboot being too optimistic on the cpu features ? This is confusing for
me, some direction would be welcomed :)


A part from that, the soc behaves fine.

Thanks,


Cédric Le Goater (6):
  palmetto-bmc: add a "silicon-rev" property at the soc level
  palmetto-bmc: replace palmetto_bmc with aspeed
  ast2400: use machine cpu_model to initialize the soc cpu
  palmetto-bmc: add board specific configuration
  aspeed/scu: add ast2500 support
  arm: add support for an ast2500 evaluation board

 hw/arm/ast2400.c             |  26 +++++++---
 hw/arm/palmetto-bmc.c        | 115 ++++++++++++++++++++++++++++++++++---------
 hw/misc/aspeed_scu.c         |  45 ++++++++++++++++-
 hw/misc/aspeed_sdmc.c        |   1 +
 include/hw/arm/ast2400.h     |   5 ++
 include/hw/misc/aspeed_scu.h |   1 +
 6 files changed, 163 insertions(+), 30 deletions(-)

-- 
2.1.4

             reply	other threads:[~2016-07-27 16:47 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-07-27 16:46 Cédric Le Goater [this message]
2016-07-27 16:46 ` [Qemu-devel] [PATCH 1/6] palmetto-bmc: add a "silicon-rev" property at the soc level Cédric Le Goater
2016-07-28  2:14   ` Andrew Jeffery
2016-07-28  7:51     ` Cédric Le Goater
2016-07-29  1:16       ` Andrew Jeffery
2016-07-30  8:35         ` Cédric Le Goater
2016-08-01  0:30           ` Andrew Jeffery
2016-07-27 16:46 ` [Qemu-devel] [PATCH 2/6] palmetto-bmc: replace palmetto_bmc with aspeed Cédric Le Goater
2016-07-28  4:48   ` Andrew Jeffery
2016-07-28  7:04     ` Cédric Le Goater
2016-07-27 16:46 ` [Qemu-devel] [PATCH 3/6] ast2400: use machine cpu_model to initialize the soc cpu Cédric Le Goater
2016-07-28  2:37   ` Andrew Jeffery
2016-07-28  6:59     ` Cédric Le Goater
2016-07-27 16:46 ` [Qemu-devel] [PATCH 4/6] palmetto-bmc: add board specific configuration Cédric Le Goater
2016-07-28  2:45   ` Andrew Jeffery
2016-07-28  7:01     ` Cédric Le Goater
2016-07-27 16:46 ` [Qemu-devel] [PATCH 5/6] aspeed: add ast2500 support to scu and sdmc controllers Cédric Le Goater
2016-07-28  2:56   ` Andrew Jeffery
2016-07-27 16:46 ` [Qemu-devel] [PATCH 6/6] arm: add support for an ast2500 evaluation board Cédric Le Goater
2016-07-28  5:11   ` Andrew Jeffery
2016-07-28  7:15     ` Cédric Le Goater
2016-07-28  7:58       ` Andrew Jeffery
2016-07-28  8:03         ` Cédric Le Goater
2016-07-28 14:26           ` Cédric Le Goater

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1469638018-17590-1-git-send-email-clg@kaod.org \
    --to=clg@kaod.org \
    --cc=andrew@aj.id.au \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).