From: Andrew Jeffery <andrew@aj.id.au>
To: "Cédric Le Goater" <clg@kaod.org>,
"Peter Maydell" <peter.maydell@linaro.org>
Cc: qemu-devel@nongnu.org, qemu-arm@nongnu.org
Subject: Re: [Qemu-devel] [PATCH 6/6] arm: add support for an ast2500 evaluation board
Date: Thu, 28 Jul 2016 17:28:23 +0930 [thread overview]
Message-ID: <1469692703.5468.125.camel@aj.id.au> (raw)
In-Reply-To: <947a8251-7bb6-ea6e-8bd0-05bdd89b9bc0@kaod.org>
[-- Attachment #1: Type: text/plain, Size: 1045 bytes --]
On Thu, 2016-07-28 at 09:15 +0200, Cédric Le Goater wrote:
> >
> > Also, the meaning of the bits have changed from the AST2400 - they
> > probably should be documented somewhere?
>
> So you want me send to an updated version of :
>
> http://lists.nongnu.org/archive/html/qemu-arm/2016-06/msg00698.html
>
> as a prereq ?
I mentioned this in passing due to the discussion on my original patch.
I think we discussed this separately and concluded the macros were
pretty verbose given they are sort-of single-use given the value
doesn't change. Maybe just comments as Peter was requesting? You have
the patch below but some of the macros will be different for the
AST2500.
I'm probably leaning towards comments over macros, but don't feel
strongly either way.
Andrew
>
> Now that we have done the cleanups in U-Boot, we can pull from :
>
> https://github.com/openbmc/u-boot/blob/v2016.07-aspeed-openbmc/arch/arm/include/asm/arch-aspeed/regs-scu.h
>
> to get the definitions. I will add that.
[-- Attachment #2: This is a digitally signed message part --]
[-- Type: application/pgp-signature, Size: 819 bytes --]
next prev parent reply other threads:[~2016-07-28 7:58 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-07-27 16:46 [Qemu-devel] [PATCH 0/6] arm: add ast2500 support Cédric Le Goater
2016-07-27 16:46 ` [Qemu-devel] [PATCH 1/6] palmetto-bmc: add a "silicon-rev" property at the soc level Cédric Le Goater
2016-07-28 2:14 ` Andrew Jeffery
2016-07-28 7:51 ` Cédric Le Goater
2016-07-29 1:16 ` Andrew Jeffery
2016-07-30 8:35 ` Cédric Le Goater
2016-08-01 0:30 ` Andrew Jeffery
2016-07-27 16:46 ` [Qemu-devel] [PATCH 2/6] palmetto-bmc: replace palmetto_bmc with aspeed Cédric Le Goater
2016-07-28 4:48 ` Andrew Jeffery
2016-07-28 7:04 ` Cédric Le Goater
2016-07-27 16:46 ` [Qemu-devel] [PATCH 3/6] ast2400: use machine cpu_model to initialize the soc cpu Cédric Le Goater
2016-07-28 2:37 ` Andrew Jeffery
2016-07-28 6:59 ` Cédric Le Goater
2016-07-27 16:46 ` [Qemu-devel] [PATCH 4/6] palmetto-bmc: add board specific configuration Cédric Le Goater
2016-07-28 2:45 ` Andrew Jeffery
2016-07-28 7:01 ` Cédric Le Goater
2016-07-27 16:46 ` [Qemu-devel] [PATCH 5/6] aspeed: add ast2500 support to scu and sdmc controllers Cédric Le Goater
2016-07-28 2:56 ` Andrew Jeffery
2016-07-27 16:46 ` [Qemu-devel] [PATCH 6/6] arm: add support for an ast2500 evaluation board Cédric Le Goater
2016-07-28 5:11 ` Andrew Jeffery
2016-07-28 7:15 ` Cédric Le Goater
2016-07-28 7:58 ` Andrew Jeffery [this message]
2016-07-28 8:03 ` Cédric Le Goater
2016-07-28 14:26 ` Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1469692703.5468.125.camel@aj.id.au \
--to=andrew@aj.id.au \
--cc=clg@kaod.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).