From: Richard Henderson <rth@twiddle.net>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org
Subject: [Qemu-devel] [PULL 00/18] tcg queued patches
Date: Wed, 7 Sep 2016 14:10:30 -0700 [thread overview]
Message-ID: <1473282648-23487-1-git-send-email-rth@twiddle.net> (raw)
Three unrelated patches and Pranith's memory barrier patch sets.
The alignment patch is in support of Sparc's ldf instructions:
8 and 16-byte memory operations that require only 4-byte alignment.
It's just as easy to support this kind of misalignment as any other.
As mentioned in the commit, we'd also forgotten to properly handle
arm32, mips, ia64 and sparc when it came to overalignment.
I have a follow up patch set to make use of this for target-sparc.
I've tweaked the memory barrier patch set. For aarch64, ppc
and sparc, I've fixed the insn selection a bit. I merged the
optimization pass into the current optimization pass.
r~
Pranith Kumar (15):
Introduce TCGOpcode for memory barrier
tcg/i386: Add support for fence
tcg/aarch64: Add support for fence
tcg/arm: Add support for fence
tcg/ia64: Add support for fence
tcg/mips: Add support for fence
tcg/ppc: Add support for fence
tcg/s390: Add support for fence
tcg/sparc: Add support for fence
tcg/tci: Add support for fence
target-arm: Generate fences in ARMv7 frontend
target-alpha: Generate fence op
target-aarch64: Generate fences for aarch64
target-i386: Generate fences for x86
tcg: Optimize fence instructions
Richard Henderson (3):
tcg: Support arbitrary size + alignment
tcg: Merge GETPC and GETRA
cpu-exec: Check -dfilter for -d cpu
cpu-exec.c | 3 +-
cputlb.c | 6 ++--
include/exec/exec-all.h | 9 ++---
softmmu_template.h | 48 ++++++++------------------
target-alpha/translate.c | 4 +--
target-arm/helper.c | 6 ++--
target-arm/translate-a64.c | 14 +++++++-
target-arm/translate.c | 4 +--
target-i386/translate.c | 8 +++++
target-mips/op_helper.c | 18 +++++-----
tcg/README | 17 ++++++++++
tcg/aarch64/tcg-target.inc.c | 35 +++++++++++++++----
tcg/arm/tcg-target.inc.c | 37 ++++++++++++++++----
tcg/i386/tcg-target.inc.c | 33 +++++++++++++-----
tcg/ia64/tcg-target.inc.c | 27 +++++++++++----
tcg/mips/tcg-target.inc.c | 18 ++++++++--
tcg/optimize.c | 54 +++++++++++++++++++++++++++++
tcg/ppc/tcg-target.inc.c | 78 +++++++++++++++++++++++++++---------------
tcg/s390/tcg-target.inc.c | 24 ++++++++-----
tcg/sparc/tcg-target.inc.c | 30 ++++++++++++----
tcg/tcg-op.c | 17 ++++++++++
tcg/tcg-op.h | 2 ++
tcg/tcg-opc.h | 2 ++
tcg/tcg.h | 81 +++++++++++++++++++++++++++-----------------
tcg/tci/tcg-target.inc.c | 3 ++
tci.c | 4 +++
translate-all.c | 1 +
user-exec.c | 7 ++--
28 files changed, 421 insertions(+), 169 deletions(-)
--
2.7.4
next reply other threads:[~2016-09-07 21:11 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-09-07 21:10 Richard Henderson [this message]
2016-09-07 21:10 ` [Qemu-devel] [PULL 01/18] tcg: Support arbitrary size + alignment Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 02/18] tcg: Merge GETPC and GETRA Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 03/18] cpu-exec: Check -dfilter for -d cpu Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 04/18] Introduce TCGOpcode for memory barrier Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 05/18] tcg/i386: Add support for fence Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 06/18] tcg/aarch64: " Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 07/18] tcg/arm: " Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 08/18] tcg/ia64: " Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 09/18] tcg/mips: " Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 10/18] tcg/ppc: " Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 11/18] tcg/s390: " Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 12/18] tcg/sparc: " Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 13/18] tcg/tci: " Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 14/18] target-arm: Generate fences in ARMv7 frontend Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 15/18] target-alpha: Generate fence op Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 16/18] target-aarch64: Generate fences for aarch64 Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 17/18] target-i386: Generate fences for x86 Richard Henderson
2016-09-07 21:10 ` [Qemu-devel] [PULL 18/18] tcg: Optimize fence instructions Richard Henderson
2016-09-08 17:15 ` [Qemu-devel] [PULL v2 00/18] tcg queued patches Richard Henderson
2016-09-08 20:38 ` Richard Henderson
2016-09-08 23:49 ` Pranith Kumar
2016-09-09 0:06 ` Pranith Kumar
2016-09-09 6:51 ` Richard Henderson
2016-09-12 17:23 ` Richard Henderson
-- strict thread matches above, loose matches on Subject: below --
2018-06-14 19:31 [Qemu-devel] [PULL " Richard Henderson
2018-06-15 10:41 ` Peter Maydell
2018-06-15 14:01 ` Emilio G. Cota
2018-06-15 17:54 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1473282648-23487-1-git-send-email-rth@twiddle.net \
--to=rth@twiddle.net \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).