From: David Gibson <david@gibson.dropbear.id.au>
To: peter.maydell@linaro.org
Cc: agraf@suse.de, qemu-ppc@nongnu.org, qemu-devel@nongnu.org,
Thomas Huth <thuth@redhat.com>,
David Gibson <david@gibson.dropbear.id.au>
Subject: [Qemu-devel] [PULL 06/29] ppc: Check the availability of transactional memory
Date: Thu, 6 Oct 2016 23:02:52 +1100 [thread overview]
Message-ID: <1475755395-27307-7-git-send-email-david@gibson.dropbear.id.au> (raw)
In-Reply-To: <1475755395-27307-1-git-send-email-david@gibson.dropbear.id.au>
From: Thomas Huth <thuth@redhat.com>
KVM-PR currently does not support transactional memory, and the
implementation in TCG is just a fake. We should not announce TM
support in the ibm,pa-features property when running on such a
system, so disable it by default and only enable it if the KVM
implementation supports it (i.e. recent versions of KVM-HV).
These changes are based on some earlier work from Anton Blanchard
(thanks!).
Signed-off-by: Thomas Huth <thuth@redhat.com>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
---
hw/ppc/spapr.c | 5 ++++-
target-ppc/kvm.c | 7 +++++++
target-ppc/kvm_ppc.h | 6 ++++++
3 files changed, 17 insertions(+), 1 deletion(-)
diff --git a/hw/ppc/spapr.c b/hw/ppc/spapr.c
index 8654108..63b6a0d 100644
--- a/hw/ppc/spapr.c
+++ b/hw/ppc/spapr.c
@@ -555,7 +555,7 @@ static void spapr_populate_pa_features(CPUPPCState *env, void *fdt, int offset)
0xf6, 0x1f, 0xc7, 0xc0, 0x80, 0xf0,
0x80, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x80, 0x00,
- 0x80, 0x00, 0x80, 0x00, 0x80, 0x00 };
+ 0x80, 0x00, 0x80, 0x00, 0x00, 0x00 };
uint8_t *pa_features;
size_t pa_size;
@@ -584,6 +584,9 @@ static void spapr_populate_pa_features(CPUPPCState *env, void *fdt, int offset)
*/
pa_features[3] |= 0x20;
}
+ if (kvmppc_has_cap_htm() && pa_size > 24) {
+ pa_features[24] |= 0x80; /* Transactional memory support */
+ }
_FDT((fdt_setprop(fdt, offset, "ibm,pa-features", pa_features, pa_size)));
}
diff --git a/target-ppc/kvm.c b/target-ppc/kvm.c
index a18d4d5..e9a9faf 100644
--- a/target-ppc/kvm.c
+++ b/target-ppc/kvm.c
@@ -80,6 +80,7 @@ static int cap_ppc_watchdog;
static int cap_papr;
static int cap_htab_fd;
static int cap_fixup_hcalls;
+static int cap_htm; /* Hardware transactional memory support */
static uint32_t debug_inst_opcode;
@@ -122,6 +123,7 @@ int kvm_arch_init(MachineState *ms, KVMState *s)
* only activated after this by kvmppc_set_papr() */
cap_htab_fd = kvm_check_extension(s, KVM_CAP_PPC_HTAB_FD);
cap_fixup_hcalls = kvm_check_extension(s, KVM_CAP_PPC_FIXUP_HCALL);
+ cap_htm = kvm_vm_check_extension(s, KVM_CAP_PPC_HTM);
if (!cap_interrupt_level) {
fprintf(stderr, "KVM: Couldn't find level irq capability. Expect the "
@@ -2353,6 +2355,11 @@ bool kvmppc_has_cap_fixup_hcalls(void)
return cap_fixup_hcalls;
}
+bool kvmppc_has_cap_htm(void)
+{
+ return cap_htm;
+}
+
static PowerPCCPUClass *ppc_cpu_get_family_class(PowerPCCPUClass *pcc)
{
ObjectClass *oc = OBJECT_CLASS(pcc);
diff --git a/target-ppc/kvm_ppc.h b/target-ppc/kvm_ppc.h
index a778184..bd1d78b 100644
--- a/target-ppc/kvm_ppc.h
+++ b/target-ppc/kvm_ppc.h
@@ -55,6 +55,7 @@ void kvmppc_hash64_free_pteg(uint64_t token);
void kvmppc_hash64_write_pte(CPUPPCState *env, target_ulong pte_index,
target_ulong pte0, target_ulong pte1);
bool kvmppc_has_cap_fixup_hcalls(void);
+bool kvmppc_has_cap_htm(void);
int kvmppc_enable_hwrng(void);
int kvmppc_put_books_sregs(PowerPCCPU *cpu);
PowerPCCPUClass *kvm_ppc_get_host_cpu_class(void);
@@ -249,6 +250,11 @@ static inline bool kvmppc_has_cap_fixup_hcalls(void)
abort();
}
+static inline bool kvmppc_has_cap_htm(void)
+{
+ return false;
+}
+
static inline int kvmppc_enable_hwrng(void)
{
return -1;
--
2.7.4
next prev parent reply other threads:[~2016-10-06 12:03 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-10-06 12:02 [Qemu-devel] [PULL 00/29] ppc-for-2.8 queue 20161006 David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 01/29] spapr_vscsi: fix build error introduced by f19661c8 David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 02/29] tests: Test IPv6 and ppc64 in the PXE tester David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 03/29] pseries: Add 2.8 machine type, set up compatibility macros David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 04/29] hw/ppc/spapr: Move code related to "ibm, pa-features" to a separate function David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 05/29] hw/ppc/spapr: Fix the selection of the processor features David Gibson
2016-10-06 12:02 ` David Gibson [this message]
2016-10-06 12:02 ` [Qemu-devel] [PULL 07/29] target-ppc: Implement mfvsrld instruction David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 08/29] target-ppc: Implement mtvsrdd instruction David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 09/29] target-ppc: improve lxvw4x implementation David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 10/29] target-ppc: improve stxvw4x implementation David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 11/29] target-ppc: add lxvh8x instruction David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 12/29] target-ppc: add stxvh8x instruction David Gibson
2016-10-06 12:02 ` [Qemu-devel] [PULL 13/29] target-ppc: add lxvb16x instruction David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 14/29] target-ppc: add stxvb16x instruction David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 15/29] target-ppc: fix invalid mask - cmpl, bctar David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 16/29] target-ppc: add vector compare not equal instructions David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 17/29] target-ppc: add vclzlsbb/vctzlsbb instructions David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 18/29] target-ppc: Implement mtvsrws instruction David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 19/29] MAINTAINERS: Add two more ppc related files David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 20/29] target-ppc/kvm: Add a wrapper function to check for KVM-PR David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 21/29] target-ppc/kvm: Enable transactional memory on POWER8 with KVM-HV, too David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 22/29] target-ppc: fix vmx instruction type/type2 David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 23/29] libqos: add PPC64 PCI support David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 24/29] libqos: add PCI management in qtest_vboot()/qtest_shutdown() David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 25/29] libqos: use generic qtest_shutdown() David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 26/29] tests: enable ohci/uhci/xhci tests on PPC64 David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 27/29] spapr: fix check of cpu alias name in spapr_get_cpu_core_type() David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 28/29] tests/pxe: Use -nodefaults to speed up ppc64/ipv6 pxe test David Gibson
2016-10-06 12:03 ` [Qemu-devel] [PULL 29/29] hw/ppc/spapr: Use POWER8 by default for the pseries-2.8 machine David Gibson
2016-10-06 13:35 ` [Qemu-devel] [PULL 00/29] ppc-for-2.8 queue 20161006 Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1475755395-27307-7-git-send-email-david@gibson.dropbear.id.au \
--to=david@gibson.dropbear.id.au \
--cc=agraf@suse.de \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).