From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL 19/25] aspeed: change SoC revision of the palmetto-bmc machine
Date: Tue, 27 Dec 2016 15:21:11 +0000 [thread overview]
Message-ID: <1482852077-19397-20-git-send-email-peter.maydell@linaro.org> (raw)
In-Reply-To: <1482852077-19397-1-git-send-email-peter.maydell@linaro.org>
From: Cédric Le Goater <clg@kaod.org>
The palmetto BMC machine uses a AST2400 revision A1 SoC.
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Reviewed-by: Andrew Jeffery <andrew@aj.id.au>
Message-id: 1480434248-27138-11-git-send-email-clg@kaod.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
hw/arm/aspeed.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/arm/aspeed.c b/hw/arm/aspeed.c
index 3509011..bc70b38 100644
--- a/hw/arm/aspeed.c
+++ b/hw/arm/aspeed.c
@@ -81,7 +81,7 @@ enum {
static const AspeedBoardConfig aspeed_boards[] = {
[PALMETTO_BMC] = {
- .soc_name = "ast2400-a0",
+ .soc_name = "ast2400-a1",
.hw_strap1 = PALMETTO_BMC_HW_STRAP1,
.fmc_model = "n25q256a",
.spi_model = "mx25l25635e",
--
2.7.4
next prev parent reply other threads:[~2016-12-27 15:22 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-12-27 15:20 [Qemu-devel] [PULL 00/25] target-arm queue Peter Maydell
2016-12-27 15:20 ` [Qemu-devel] [PULL 01/25] cadence_uart: Check baud rate generator and divider values on migration Peter Maydell
2016-12-27 15:20 ` [Qemu-devel] [PULL 02/25] cadence_uart: Check if receiver timeout counter is disabled Peter Maydell
2016-12-27 15:20 ` [Qemu-devel] [PULL 03/25] Correct value of ARM Cortex-A8 MVFR1 register Peter Maydell
2016-12-27 15:20 ` [Qemu-devel] [PULL 04/25] target-arm: Fix aarch64 vec_reg_offset Peter Maydell
2016-12-27 15:20 ` [Qemu-devel] [PULL 05/25] target-arm: Fix aarch64 disas_ldst_single_struct Peter Maydell
2016-12-27 15:20 ` [Qemu-devel] [PULL 06/25] hw/intc/arm_gicv3_common: fix aff3 in typer Peter Maydell
2016-12-27 15:20 ` [Qemu-devel] [PULL 07/25] target-arm: Log AArch64 exception returns Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 08/25] hw/intc/arm_gicv3: Remove incorrect usage of fieldoffset Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 09/25] hw/intc/arm_gicv3: Don't signal Pending+Active interrupts to CPU Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 10/25] hw/arm/virt: add 2.9 machine type Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 11/25] m25p80: add support for the mx66l1g45g Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 12/25] aspeed: QOMify the CPU object and attach it to the SoC Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 13/25] aspeed: remove cannot_destroy_with_object_finalize_yet Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 14/25] aspeed: attach the second SPI controller object to the SoC Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 15/25] aspeed: extend the board configuration with flash models Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 16/25] aspeed: add support for the romulus-bmc board Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 17/25] aspeed: add a memory region for SRAM Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 18/25] aspeed: add the definitions for the AST2400 A1 SoC Peter Maydell
2016-12-27 15:21 ` Peter Maydell [this message]
2016-12-27 15:21 ` [Qemu-devel] [PULL 20/25] aspeed/scu: fix SCU region size Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 21/25] aspeed/smc: improve segment register support Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 22/25] aspeed/smc: set the number of flash modules for the FMC controller Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 23/25] hw/arm: remove trailing whitespace Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 24/25] hw/i2c: Add a NULL check for i2c slave init callbacks Peter Maydell
2016-12-27 15:21 ` [Qemu-devel] [PULL 25/25] target-arm: Add VBAR support to ARM1176 CPUs Peter Maydell
2016-12-27 17:25 ` [Qemu-devel] [PULL 00/25] target-arm queue Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1482852077-19397-20-git-send-email-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).