From: Marcel Apfelbaum <marcel@redhat.com>
To: qemu-devel@nongnu.org
Cc: mst@redhat.com, marcel@redhat.com, abologna@redhat.com
Subject: [Qemu-devel] [PATCH V4 0/3] hw/pcie: Introduce Generic PCI Express Root Port
Date: Wed, 25 Jan 2017 21:03:55 +0200 [thread overview]
Message-ID: <1485371038-737-1-git-send-email-marcel@redhat.com> (raw)
v3 -> v4:
- Rebased on master.
v2 -> v3:
- Keep only the root port base class code in pcie_root_port.c (Michael)
- Use msix for the generic root port implementation (Michael and Gerd)
- The task required some refactoring like having some common
init/uninit interrupts functions to be implemented by both
generic and Intel Root Ports.
v1 -> v2:
- Rebased on master.
The Generic Root Port behaves the same as the
Intel's IOH device with id 3420, without having
Intel specific attributes.
The device has two purposes:
(1) Can be used on both X86 and ARM machines.
(2) It will allow us to tweak the behaviour
(e.g add vendor-specific PCI capabilities)
- something that obviously cannot be done
on a known device.
Patch 1/3: Introduce a base class for Root Ports - most of the code
is migrated from IOH3420 implementation.
Patch 2/3: Derives the IOH3420 from the new base class
Patch 3/3: Introduces the generic Root Port.
Tested with Linux and Windows guests only on x86 hosts.
Marcel Apfelbaum (3):
hw/pcie: Introduce a base class for PCI Express Root Ports
hw/ioh3420: derive from PCI Express Root Port base class
hw/pcie: Introduce Generic PCI Express Root Port
default-configs/arm-softmmu.mak | 1 +
default-configs/i386-softmmu.mak | 1 +
default-configs/x86_64-softmmu.mak | 1 +
hw/pci-bridge/Makefile.objs | 1 +
hw/pci-bridge/gen_pcie_root_port.c | 88 +++++++++++++++++++
hw/pci-bridge/ioh3420.c | 121 ++++----------------------
hw/pci-bridge/pcie_root_port.c | 171 +++++++++++++++++++++++++++++++++++++
include/hw/pci/pci.h | 1 +
include/hw/pci/pcie_port.h | 19 +++++
9 files changed, 298 insertions(+), 106 deletions(-)
create mode 100644 hw/pci-bridge/gen_pcie_root_port.c
create mode 100644 hw/pci-bridge/pcie_root_port.c
--
2.5.5
next reply other threads:[~2017-01-25 19:04 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-25 19:03 Marcel Apfelbaum [this message]
2017-01-25 19:03 ` [Qemu-devel] [PATCH V4 1/3] hw/pcie: Introduce a base class for PCI Express Root Ports Marcel Apfelbaum
2017-01-25 19:03 ` [Qemu-devel] [PATCH V4 2/3] hw/ioh3420: derive from PCI Express Root Port base class Marcel Apfelbaum
2017-01-25 19:03 ` [Qemu-devel] [PATCH V4 3/3] hw/pcie: Introduce Generic PCI Express Root Port Marcel Apfelbaum
2017-01-25 19:15 ` [Qemu-devel] [PATCH V4 0/3] " Michael S. Tsirkin
2017-01-25 19:30 ` Marcel Apfelbaum
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1485371038-737-1-git-send-email-marcel@redhat.com \
--to=marcel@redhat.com \
--cc=abologna@redhat.com \
--cc=mst@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).